

RELIABILITY REPORT
FOR
MAX1579ETG
PLASTIC ENCAPSULATED DEVICES

February 15, 2005

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by



Jim Pedicord
Quality Assurance
Reliability Lab Manager

Reviewed by



Bryan J. Preeshl
Quality Assurance
Executive Director

Conclusion

The MAX1579 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description	V.Quality Assurance Information
II.Manufacturing Information	VI.Reliability Evaluation
III.Packaging Information	
IV.Die InformationAttachments

I. Device Description

A. General

The MAX1579 provides four regulated outputs to meet all the voltage requirements for small activematrix TFT-LCD displays in handheld devices where minimum external components and high efficiency are required. The device consists of three advanced charge pumps for LCD bias power and a step-up converter for driving up to 8 series white LEDs for backlighting. The input voltage range is from 2.7V to 5.5V.

The charge pumps provide fixed +5V, +15V, and -10V for the LCD bias circuits. No external diodes are needed. A high-efficiency, fractional (1.5x/2x) charge pump followed by a low-dropout linear regulator provides +5V to power the source driver. Automatic mode changing achieves the highest conversion efficiency. Two multistage, high-voltage charge pumps generate +15V and -10V to provide V_{ON} and V_{OFF} , respectively. Utilizing a unique clocking scheme and internal drivers, these charge pumps eliminate parasitic charge-current glitches and reduce maximum input current, resulting in low electromagnetic emissions. The outputs are sequenced during startup and shutdown. In shutdown, the outputs are discharged to zero.

The high-efficiency inductor step-up converter drives up to 8 white LEDs in series with a constant current to provide backlighting. The series connection allows the LED currents to be identical for uniform brightness and minimizes the number of traces to the LEDs. The MAX1579 features a temperature derating function to avoid overdriving the white LEDs during high ambient temperatures, enabling higher drive current below +42°C. The MAX1579 is available in space-saving 24-lead 4mm x 4mm thin QFN packages.

B. Absolute Maximum Ratings

<u>Item</u>	<u>Rating</u>
IN, CS, C1N, C2N, MAIN, ONBIAS, VDD to GND	-0.3V to +6V
CTRL to GND	-0.3V to the lesser of +6V or (VIN + 2V)
LX, OUT to GND	-0.3V to +37V
COMP to GND	-0.3V to (VIN + 0.3V)
CU1 to MAIN	-0.3V to +6V
CU2 to CU1	-0.3V to +6V
CU3 to CU2	-0.3V to +6V
CU3 to POS	-0.3V to +18V
CU3 to GND	-0.3V to +18V
POS to GND	-0.3V to +18V
CD1 to MAIN	+0.3V to -12V
CD1 to GND	+0.3V to -6V
CD2 to CD1	+0.3V to -6V
NEG to CD2	+0.3V to -6V
NEG, CD2 to GND	+0.3V to -12V
C1P, C2P to GND	-0.3V to (VIN + 6V)
PMP, PMPB to GND	-0.3V to (VMAIN + 0.3V)
GND to PGND	-0.3V to +0.3V
ILX	1.0ARMS
Short-Circuit Duration (MAIN, POS, NEG)	Continuous
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation (TA = +70°C)	
24-Pin 4mm x 4mm Thin QFN	1667mW
Derates above +70°C	
24-Pin 4mm x 4mm Thin QFN	20.8mW/°C

II. Manufacturing Information

A. Description/Function:	Complete Bias and White LED Power Supplies for Small TFT Displays
B. Process:	B8 - Standard 8 micron silicon gate CMOS
C. Number of Device Transistors:	3801
D. Fabrication Location:	California, USA
E. Assembly Location:	Thailand or Hong Kong
F. Date of Initial Production:	July, 2004

III. Packaging Information

A. Package Type:	24-Lead QFN (4x4)
B. Lead Frame:	Copper
C. Lead Finish:	Solder Plate or 100% Matte Tin
D. Die Attach:	Silver-filled Epoxy
E. Bondwire:	Gold (1.3 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	Buildsheet # 05-9000-1148
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C:	Level 1

IV. Die Information

A. Dimensions:	100 X 100 mils
B. Passivation:	Si ₃ N ₄ /SiO ₂ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	TiW/ AlCu/ TiWN
D. Backside Metallization:	None
E. Minimum Metal Width:	.8 microns (as drawn)
F. Minimum Metal Spacing:	.8 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO ₂
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

- A. Quality Assurance Contacts: Jim Pedicord (Manager, Reliability Operations)
Bryan Preeshl (Managing Director of QA)
- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 48 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

\triangle Temperature Acceleration factor assuming an activation energy of 0.8eV

$$\lambda = 22.62 \times 10^{-9} \quad \lambda = 22.62 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The Burn-In Schematic (Spec.# 06-6354) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1M**) located on the Maxim website at <http://www.maxim-ic.com>.

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The PN51 die type has been found to have all pins able to withstand a transient pulse of $\pm 200\text{V}$, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of $\pm 250\text{mA}$.

Table 1
Reliability Evaluation Test Results

MAX1579ETG

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	48	0
Moisture Testing (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical Stress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality	77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.

Note 2: Generic process/package data

Attachment #1

TABLE II. Pin combination to be tested. 1/ 2/

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V_{PS1} 3/	All V_{PS1} pins
2.	All input and output pins	All other input-output pins

1/ Table II is restated in narrative form in 3.4 below.


2/ No connects are not to be tested.

3/ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_S$, $-V_S$, V_{REF} , etc).


3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1} , or V_{SS2} or V_{SS3} or V_{CC1} , or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



4x4x0.8mm THIN QFN PKG.

EXPOSED PAD PKG.



 BONDABLE AREA

PKG. CODE: T2444-4		SIGNATURES	DATE	 CONFIDENTIAL & PROPRIETARY	
CAV./PAD SIZE: 110x110	PKG. DESIGN			BOND DIAGRAM #: 05-9000-1148	REV: A

