RELIABILITY REPORT

FOR

MAX9982ETP

PLASTIC ENCAPSULATED DEVICES

February 10, 2004

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by
Jim Pedicord
Quality Assurance
Reliability Lab Manager

Reviewed by
Bryan J. Preeshl
Quality Assurance
Executive Director
Conclusion

The MAX9982 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim’s continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim’s quality and reliability standards.

Table of Contents

I. Device Description       V. Quality Assurance Information
II. Manufacturing Information VI. Reliability Evaluation
III. Packaging Information
IV. Die Information

I. Device Description

A. General

The MAX9982 fully integrated SiGe mixer is optimized to meet the demanding requirements of GSM850, GSM900, and CDMA850 base-station receivers. Each high-linearity device includes a local oscillator (LO) switch, LO driver, and active mixer. On-chip baluns are also integrated to allow for single-ended RF and LO inputs. Since the active mixer provides 2dB of conversion gain, the device effectively replaces the IF amplifier stage, which typically follows most passive mixer implementations.

The MAX9982 provides exceptional linearity with an input IP3 of greater than +26dBm. The integrated LO driver allows for a wide range of LO drive levels from -5dBm to +5dBm. In addition, the built-in switch enables rapid LO selection of less than 250ns, as needed for GSM frequency-hopping applications.

The MAX9982 is available in a 20-pin QFN package (5mm x 5mm) with an exposed paddle and is specified over the -40°C to +85°C extended temperature range.

B. Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Item</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>-0.3V to +5.5V</td>
</tr>
<tr>
<td>IF+, IF-, RFBIAS, LOSEL</td>
<td>-0.3V to (VCC + 0.3V)</td>
</tr>
<tr>
<td>TAP</td>
<td>+5.0V</td>
</tr>
<tr>
<td>RFBIAS Current</td>
<td>5mA</td>
</tr>
<tr>
<td>RF, LO1, LO2 Input Power</td>
<td>+20dBm</td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>-40°C to +85°C</td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>+150°C</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>-65°C to +150°C</td>
</tr>
<tr>
<td>Lead Temperature (soldering, 10s)</td>
<td>+300°C</td>
</tr>
<tr>
<td>Lead Temperature (soldering, 10s)</td>
<td>+300°C</td>
</tr>
<tr>
<td>20-Pin QFN</td>
<td>1.66W</td>
</tr>
<tr>
<td>Derates above +70°C</td>
<td>20.8mW/°C</td>
</tr>
<tr>
<td>20-Pin QFN</td>
<td></td>
</tr>
</tbody>
</table>
II. Manufacturing Information

A. Description/Function: 825MHz to 915MHz, SiGe High-Linearity Active Mixer
B. Process: GST4-MB20 Bi-CMOS Process
C. Number of Device Transistors: 179
D. Fabrication Location: Oregon, USA
E. Assembly Location: Thailand
F. Date of Initial Production: July, 2002

III. Packaging Information

A. Package Type: 20-Pin QFN (5x5)
B. Lead Frame: Copper
C. Lead Finish: Solder Plate
D. Die Attach: Silver-Filled Epoxy
E. Bondwire: Gold (1.0 mil dia.)
F. Mold Material: Epoxy with silica filler
G. Assembly Diagram: # 05-9000-0846
H. Flammability Rating: Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: Level 1

IV. Die Information

A. Dimensions: 97 x 61 mils
B. Passivation: Si$_3$N$_4$ (Silicon nitride)
C. Interconnect: Au
D. Backside Metallization: None
E. Minimum Metal Width: 1.2 microns (as drawn) Metal 1, 2 & 3  5.6 microns (as drawn) Metal 4
F. Minimum Metal Spacing: 1.6 microns (as drawn) Metal 1, 2 & 3,  4.2 microns (as drawn) Metal 4
G. Bondpad Dimensions: 5 mil.
H. Isolation Dielectric: SiO$_2$
I. Die Separation Method: Wafer Saw
V. Quality Assurance Information

A. Quality Assurance Contacts:  
   Jim Pedicord  (Manager, Reliability Operations)  
   Bryan Preeshl  (Executive Director of QA)  
   Kenneth Huening (Vice President)

B. Outgoing Inspection Level:  0.1% for all electrical parameters guaranteed by the Datasheet.  
   0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate:  < 50 ppm

D. Sampling Plan:  Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

   The results of the 150°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (\( \lambda \)) is calculated as follows:

   \[
   \lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 9823 \times 90 \times 2}
   \]

   (Chi square value for MTTF upper limit)

   Temperature Acceleration factor assuming an activation energy of 0.8eV

   \[
   \lambda = 10.78 \times 10^{-9} \quad \lambda = 10.78 \text{ F.I.T. (60% confidence level @ 25°C)}
   \]

   This low failure rate represents data collected from Maxim’s reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The attached Burn-In Schematic #06-7063 shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-B2A).

B. Moisture Resistance Tests

   Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

   The CR02 die type has been found to have all pins able to withstand a transient pulse of +/-1000V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit).

   Latch-Up testing has shown that this device withstands a current of ±250mA.
# Table 1
Reliability Evaluation Test Results

**MAX9982ETP**

<table>
<thead>
<tr>
<th>TEST ITEM</th>
<th>TEST CONDITION</th>
<th>FAILURE IDENTIFICATION</th>
<th>SAMPLE SIZE</th>
<th>NUMBER OF FAILURES</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Static Life Test</strong> (Note 1)</td>
<td>Ta = 150°C</td>
<td>DC Parameters</td>
<td>45</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>Biased</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Time = 192 hrs.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Moisture Testing</strong> (Note 2)</td>
<td>Ta = 121°C</td>
<td>DC Parameters</td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>P = 15 psi</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>RH= 100%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Time = 168hrs.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Ta = 85°C</td>
<td>DC Parameters</td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>RH = 85%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Biased</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Time = 1000hrs.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Mechanical Stress</strong> (Note 2)</td>
<td>Ta = -65°C/150°C</td>
<td>DC Parameters</td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1000 Cycles</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Method 1010</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note 1: Life Test Data may represent plastic DIP qualification packages.
Note 2: Generic package/process data.
TABLE II. Pin combination to be tested. 1/ 2/

<table>
<thead>
<tr>
<th>Terminal A</th>
<th>Terminal B</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Each pin individually connected to terminal A with the other floating)</td>
<td>(The common combination of all like-named pins connected to terminal B)</td>
</tr>
<tr>
<td>1. All pins except $V_{PS1}$ 3/</td>
<td>All $V_{PS1}$ pins</td>
</tr>
<tr>
<td>2. All input and output pins</td>
<td>All other input-output pins</td>
</tr>
</tbody>
</table>

1/ Table II is restated in narrative form in 3.4 below.
2/ No connects are not to be tested.
3/ Repeat pin combination I for each named Power supply and for ground
   (e.g., where $V_{PS1}$ is $V_{DD}$, $V_{CC}$, $V_{SS}$, $V_{BB}$, GND, $+V_S$, $-V_S$, $V_{REF}$, etc).

3.4 Pin combinations to be tested.

a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.

b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., $V_{SS1}$, or $V_{SS2}$ or $V_{SS3}$ or $V_{CC1}$, or $V_{CC2}$) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.

c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.

---

**Diagram:**

- **TERMINAL C**
- **TERMINAL A**
- **TERMINAL B**
- **TERMINAL D**

**Components:**
- R1
- R2
- S1
- S2
- C1
- **DUT SOCKET**
- **REGULATED HIGH VOLTAGE SUPPLY**

**Notes:**
- R = 1.5kΩ
- C = 100pf

**References:**
- Mil Std 883D
- Method 3015.7
- Notice 8
5x5x0.8 MM QFN THIN PKG.  

EXPOSED PAD PKG.

---

PKG. CODE: T2055-2
CAV./PAD SIZE: 138x138

SIGNATURES
PKG. DESIGN
DATE

MAXIM
CONFIDENTIAL & PROPRIETARY

BOND DIAGRAM #: 05-9000-0846
REV: A