RELIABILITY REPORT
FOR
MAX712xxE
PLASTIC ENCAPSULATED DEVICES

May 20, 2002

MAXIM INTEGRATED PRODUCTS
120 SAN GABRIEL DR.
SUNNYVALE, CA 94086

Written by  Reviewed by
Jim Pedicord  Bryan J. Preeshl
Quality Assurance  Quality Assurance
Reliability Lab Manager  Executive Director
Conclusion

The MAX712 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim’s continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim’s quality and reliability standards.

Table of Contents

I. ........Device Description
II. ........Manufacturing Information
III. ........Packaging Information
IV. ........Die Information
V. ........Quality Assurance Information
VI. ........Reliability Evaluation

I. Device Description

A. General

The MAX712 fast charges Nickel Metal Hydride (NiMH) and Nickel Cadmium (NiCd) batteries from a DC source at least 1.5V higher than the maximum battery voltage. 1 to 16 series cells can be charged at rates up to 4C. A voltage-slope detecting analog-to-digital converter, timer, and temperature window comparator determines charge completion. The MAX712 is powered by the DC source via an on-board +5V shunt regulator. It draws a maximum of 5mA from the battery when not charging. A low-side current-sense resistor allows the battery charge current to be regulated while still supplying power to the battery’s load.

The MAX712 terminates fast charge by detecting zero voltage slope. An external power PNP transistor, blocking diode, three resistors, and three capacitors are the only required external components. For high-power charging requirements, the MAX712 can be configured as a switch-mode battery charger that minimizes power dissipation.

B. Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Item</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>V+ to BATT-</td>
<td>-0.3V, +7V</td>
</tr>
<tr>
<td>BATT- to GND</td>
<td>-Power</td>
</tr>
<tr>
<td>Not Applied</td>
<td>±20V</td>
</tr>
<tr>
<td>With Power Applied</td>
<td>The higher of ±20V or</td>
</tr>
<tr>
<td>±2V x (programmed cells)</td>
<td></td>
</tr>
<tr>
<td>DRV to GND</td>
<td>-0.3V, +20V</td>
</tr>
<tr>
<td>/FASTCHG to BATT-</td>
<td>-0.3V, +12V</td>
</tr>
<tr>
<td>All Other Pins to GND</td>
<td>-0.3V, (V+ + 0.3V)</td>
</tr>
<tr>
<td>V+ Current</td>
<td>100mA</td>
</tr>
<tr>
<td>DRV Current</td>
<td>100mA</td>
</tr>
<tr>
<td>REF Current</td>
<td>10mA</td>
</tr>
<tr>
<td>Continuous Power Dissipation (TA = +70°C)</td>
<td>842mW</td>
</tr>
<tr>
<td>Plastic DIP</td>
<td>842mW</td>
</tr>
<tr>
<td>Narrow SO</td>
<td>696mW</td>
</tr>
<tr>
<td>Derates above +70°C</td>
<td></td>
</tr>
<tr>
<td>Plastic DIP</td>
<td>10.53mW/°C</td>
</tr>
<tr>
<td>Narrow SO</td>
<td>8.70mW/°C</td>
</tr>
<tr>
<td>Operating Temperature Ranges</td>
<td></td>
</tr>
<tr>
<td>MAX712C_E</td>
<td>0°C to +70°C</td>
</tr>
<tr>
<td>MAX712E_E</td>
<td>-40°C to +85°C</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>-65°C to +150°C</td>
</tr>
<tr>
<td>Lead Temperature (soldering, 10s)</td>
<td>+300°C</td>
</tr>
</tbody>
</table>
II. Manufacturing Information

A. Description/Function: NiCd/NiMH Battery Fast-Charge Controllers.

B. Process: SG3 (Standard 3 micron silicon gate CMOS)

C. Number of Device Transistors: 2193

D. Fabrication Location: California or Oregon, USA

E. Assembly Location: Philippines, Malaysia or Thailand

F. Date of Initial Production: November, 1992

III. Packaging Information

A. Package Type: 16-Pin SO 16-Pin DIP

B. Lead Frame: Copper Copper

C. Lead Finish: Solder Plate Solder Plate

D. Die Attach: Silver-filled Epoxy Silver-filled Epoxy

E. Bondwire: Gold (1.3 mil dia.) Gold (1.3 mil dia.)

F. Mold Material: Epoxy with silica filler Epoxy with silica filler

G. Assembly Diagram: # 05-1701-0053 # 05-1701-0052

H. Flammability Rating: Class UL94-V0 Class UL94-V0

I. Classification of Moisture Sensitivity per JEDEC standard JESD22-112: Level 1 Level 1

IV. Die Information

A. Dimensions: 80 x 126 mils

B. Passivation: $\text{Si}_3\text{N}_4/\text{SiO}_2$ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: 3 microns (as drawn)

F. Minimum Metal Spacing: 3 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: $\text{SiO}_2$

I. Die Separation Method: Wafer Saw
V. Quality Assurance Information

A. Quality Assurance Contacts:  
   Jim Pedicord (Reliability Lab Manager)  
   Bryan Preeshl (Executive Director)  
   Kenneth Huening (Vice President)

B. Outgoing Inspection Level:  
   0.1% for all electrical parameters guaranteed by the Datasheet.  
   0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate:  < 50 ppm

D. Sampling Plan:  Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

   The results of the 135°C biased (static) life test are shown in Table 1.  Using these results, the Failure Rate ($\lambda$) is calculated as follows:

   $$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 640 \times 2}$$  
   (Chi square value for MTTF upper limit)

   Temperature Acceleration factor assuming an activation energy of 0.8eV

   $$\lambda = 1.70 \times 10^{-9}$$

   $$\lambda = 1.70 \text{ F.I.T.} \ (60\% \text{ confidence level @ 25°C})$$

   This low failure rate represents data collected from Maxim’s reliability monitor program.  In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability.  The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample.  Maxim performs failure analysis on any lot that exceeds this reliability control level.  Attached Burn-In Schematic (Spec. # 06-0030) shows the static Burn-In circuit.  Maxim also performs quarterly 1000 hour life test monitors.  This data is published in the Product Reliability Report (RR-1M).

B. Moisture Resistance Tests

   Maxim pulls pressure pot samples from every assembly process three times per week.  Each lot sample must meet an LTPD = 20 or less before shipment as standard product.  Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

C. E.S.D. andLatch-Up Testing

   The PW04 die type has been found to have all pins able to withstand a transient pulse of ±2000V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit).  Latch-Up testing has shown that this device withstands a current of ±100mA and/or ±20V.
Table 1
Reliability Evaluation Test Results

MAX712xxE

<table>
<thead>
<tr>
<th>TEST ITEM</th>
<th>TEST CONDITION</th>
<th>FAILURE IDENTIFICATION</th>
<th>PACKAGE</th>
<th>SAMPLE SIZE</th>
<th>NUMBER OF FAILURES</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Static Life Test</strong> (Note 1)</td>
<td>Ta = 135°C, Biased, Time = 192 hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td></td>
<td>640</td>
<td>0</td>
</tr>
<tr>
<td><strong>Moisture Testing</strong> (Note 2)</td>
<td>Pressure Pot</td>
<td>Ta = 121°C, P = 15 psi, RH= 100%, Time = 168hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td>SO</td>
<td>77</td>
</tr>
<tr>
<td></td>
<td>85/85</td>
<td>Ta = 85°C, RH = 85%, Biased, Time = 1000hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td>DIP</td>
<td>77</td>
</tr>
<tr>
<td><strong>Mechanical Stress</strong> (Note 2)</td>
<td>Temperature Cycle</td>
<td>-65°C/150°C, 1000 Cycles, Method 1010</td>
<td>DC Parameters</td>
<td>77</td>
<td>0</td>
</tr>
</tbody>
</table>

Note 1: Life Test Data may represent plastic DIP qualification lots.
Note 2: Generic Package/Process data
TABLE II. Pin combination to be tested. 1/ 2/

<table>
<thead>
<tr>
<th>Terminal A (Each pin individually connected to terminal A with the other floating)</th>
<th>Terminal B (The common combination of all like-named pins connected to terminal B)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. All pins except V_{PS1} 3/</td>
<td>All V_{PS1} pins</td>
</tr>
<tr>
<td>2. All input and output pins</td>
<td>All other input-output pins</td>
</tr>
</tbody>
</table>

1/ Table II is restated in narrative form in 3.4 below.
2/ No connects are not to be tested.
3/ Repeat pin combination I for each named Power supply and for ground (e.g., where V_{PS1} is V_{DD}, V_{CC}, V_{SS}, V_{BB}, GND, +V_{S}, -V_{S}, V_{REF}, etc).

3.4 Pin combinations to be tested.

a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.

b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.

c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.