

RELIABILITY REPORT
FOR
MAX6625PMUT
PLASTIC ENCAPSULATED DEVICES

July 25, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by



Jim Pedicord
Quality Assurance
Reliability Lab Manager

Reviewed by



Bryan J. Preeshl
Quality Assurance
Executive Director

Conclusion

The MAX6625 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description	V.Quality Assurance Information
II.Manufacturing Information	VI.Reliability Evaluation
III.Packaging Information	
IV.Die InformationAttachments

I. Device Description

The MAX6625 combines a temperature sensor, a programmable overtemperature alarm, and an I2C™-compatible serial interface into single compact packages. It converts the die temperatures into digital values using internal analog-to-digital converters (ADCs). The result of the conversion is held in a temperature register, readable at any time through the serial interface. A dedicated alarm output, OT, activates if the conversion result exceeds the value programmed in the high-temperature register. A programmable fault queue sets the number of faults that must occur before the alarm activates, preventing spurious alarms in noisy environments. OT has programmable output polarity and operating modes.

The MAX6625 features a shutdown mode that saves power by turning off everything but the power-on reset and the I2C-compatible interface. Four separate addresses can be configured with the ADD pin, allowing up to four MAX6625 devices to be placed on the same bus. The MAX6625P OT outputs are open drain, and the MAX6625R OT outputs include internal pullup resistors.

B. Absolute Maximum Ratings

<u>Item</u>	<u>Rating</u>
VS to GND	-0.3V to +6V
OT, SCL, SDA to GND	-0.3V to +6V
ADD to GND	-0.3V to (VS + 0.3V)
Current into Any Pin	±5mA
OT Sink Current	20mA
Junction Temperature	+150°C
Storage Temperature Range	-60°C to +150°C
Lead Temperature	Note 1
ESD Rating (Human Body Model)	2000V
Continuous Power Dissipation	
6-Pin SOT23	727mW
Derates above +70°C	
6-Pin SOT23	9.1mW/°C

II. Manufacturing Information

A. Description/Function:	9-Bit Temperature Sensors with I2C-Compatible Serial Interface in a SOT23
B. Process:	S8
C. Number of Device Transistors:	7513
D. Fabrication Location:	California, USA
E. Assembly Location:	Malaysia, Thailand or Taiwan
F. Date of Initial Production:	October, 2000

III. Packaging Information

A. Package Type:	6-Pin SOT23 Flip Chip
B. Lead Frame:	Copper
C. Lead Finish:	Solder Plate
D. Die Attach:	N/A
E. Bondwire:	6.0 mil dia. Solder-ball
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	# 05-1601-0106
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112:	Level 1

IV. Die Information

A. Dimensions:	45 x 90 mils
B. Passivation:	$\text{Si}_3\text{N}_4/\text{SiO}_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Copper/Silicon
D. Backside Metallization:	None
E. Minimum Metal Width:	.8 microns (as drawn)
F. Minimum Metal Spacing:	.8 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO_2
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts:

Jim Pedicord (Manager, Reliability Operations)
Bryan Preeshl (Executive Director of QA)
Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 80 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

└ Thermal acceleration factor assuming a 0.8eV activation energy

$$\lambda = 13.57 \times 10^{-9} \quad \lambda = 13.57 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. The following Burn-In Schematic (Spec. #06-5519) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1M**).

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The MS29 die type has been found to have all pins able to withstand a transient pulse of 2000V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of $\pm 200\text{mA}$.

Table 1
Reliability Evaluation Test Results

MAX6625PMUT

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	80	0
Moisture Testing (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical Stress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality	77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.

Note 2: Generic package/process data

Attachment #1

TABLE II. Pin combination to be tested. 1/ 2/

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V_{PS1} <u>3/</u>	All V_{PS1} pins
2.	All input and output pins	All other input-output pins


1/ Table II is restated in narrative form in 3.4 below.

2/ No connects are not to be tested.

3/ Repeat pin combination I for each named Power supply and for ground (e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_S$, $-V_S$, V_{REF} , etc).



3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1} , or V_{SS2} or V_{SS3} or V_{CC1} , or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



FLIP CHIP PKG.

FLIP LINE



ORIGINAL CHIP

PKG. CODE: U6F-6	
CAV./PAD SIZE: FLIP CHIP	PKG. DESIGN

SIGNATURES

DATE

MAXIM
CONFIDENTIAL & PROPRIETARY

BOND DIAGRAM #: 05-1601-0106	REV: A
---------------------------------	-----------