RELIABILITY REPORT
FOR
MAX5550ETE+T
PLASTIC ENCAPSULATED DEVICES

September 13, 2013

MAXIM INTEGRATED
160 RIO ROBLES
SAN JOSE, CA 95134

Approved by

<table>
<thead>
<tr>
<th>Sokhom Chum</th>
</tr>
</thead>
<tbody>
<tr>
<td>Quality Assurance</td>
</tr>
<tr>
<td>Reliability Engineer</td>
</tr>
</tbody>
</table>

Maxim Integrated. All rights reserved.
Conclusion

The MAX5550ETE+T successfully meets the quality and reliability standards required of all Maxim Integrated products. In addition, Maxim Integrated's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim Integrated's quality and reliability standards.

Table of Contents

I. Device Description IV. Die Information
II. Manufacturing Information V. Quality Assurance Information
III. Packaging Information VI. Reliability Evaluation
...Attachments

I. Device Description

A. General

The MAX5550 dual, 10-bit, digital-to-analog converter (DAC) features high-output-current capability. The MAX5550 sources up to 30mA per DAC, making it ideal for PIN diode biasing applications. Outputs can also be paralleled for high-current applications (up to 60mA typ). Operating from a single +2.7V to +5.25V supply, the MAX5550 typically consumes 1.5mA per DAC in normal operation and less than 1µA (max) in shutdown mode. The MAX5550 also features low output leakage current in shutdown mode (±1µA max) that is essential to ensure that the external PIN diodes are off. Additional features include an integrated +1.25V bandgap reference, and a control amplifier to ensure high accuracy and low-noise performance. A separate reference input (REFIN) allows for the use of an external reference source, such as the MAX6126, for improved gain accuracy. A pin-selectable I²C-/SPI(tm)-compatible serial interface provides optimum flexibility for the MAX5550. The maximum programmable output current value is set using software and an adjustment resistor. The MAX5550 is available in a (3mm × 3mm) 16-pin thin QFN package, and is specified over the extended (-40°C to +85°C) temperature range.
II. Manufacturing Information

A. Description/Function: Dual, 10-Bit, Programmable, 30mA High-Output-Current DAC
B. Process: C6Y
C. Number of Device Transistors: 8437
D. Fabrication Location: Japan
E. Assembly Location: Japan, Thailand
F. Date of Initial Production: October 22, 2005

III. Packaging Information

A. Package Type: 16-pin Flip Chip TQFN 3x3
B. Lead Frame: Copper
C. Lead Finish: 100% matte Tin
D. Die Attach: None
E. Bondwire: N/A
F. Mold Material: Epoxy with silica filler
G. Assembly Diagram: #05-9000-1768
H. Flammability Rating: Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C: Level 1
J. Single Layer $\theta$ja: N/A
K. Single Layer $\theta$jc: N/A
L. Multi Layer $\theta$ja: 57.2°C/W
M. Multi Layer $\theta$jc: 40°C/W

IV. Die Information

A. Dimensions: 97 X 97 mils
B. Passivation: Si3N4/SiO2 (Silicon nitride/ Silicon dioxide)
C. Interconnect: Al with Ti/TiN Barrier
D. Backside Metallization: None
E. Minimum Metal Width: 0.6 microns (as drawn)
F. Minimum Metal Spacing: 0.6 microns (as drawn)
G. Bondpad Dimensions:
H. Isolation Dielectric: SiO2
I. Die Separation Method: Wafer Saw
V. Quality Assurance Information

A. Quality Assurance Contacts: Richard Aburano (Manager, Reliability Engineering)
   Don Lipps (Manager, Reliability Engineering)
   Bryan Preeshl (Vice President of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
   0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate ($\lambda$) is calculated as follows:

$$\chi = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 47 \times 2}$$

(Chi square value for MTTF upper limit)

(Where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$\lambda = 23.4 \times 10^{-9}$$

$$\lambda = 23.4 \text{ F.I.T. (60% confidence level @ 25°C)}$$

The following failure rate represents data collected from Maxim Integrated's reliability monitor program. Maxim Integrated performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maximintegrated.com/qa/reliability/monitor. Cumulative monitor data for the C6Y Process results in a FIT Rate of 0.04 @ 25°C and 0.73 @ 55°C (0.8 eV, 60% UCL).

B. E.S.D. and Latch-Up Testing (lot SIIAQ001E, D/C 0533)

The DB25 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2000V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250mA.
### Table 1
Reliability Evaluation Test Results

<table>
<thead>
<tr>
<th>TEST ITEM</th>
<th>TEST CONDITION</th>
<th>FAILURE IDENTIFICATION</th>
<th>SAMPLE SIZE</th>
<th>NUMBER OF FAILURES</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Static Life Test</td>
<td>Ta = 135°C</td>
<td>DC Parameters &amp; functionality</td>
<td>47</td>
<td>0</td>
<td>SIAAQ001B, D/C 0515</td>
</tr>
<tr>
<td>Biased Time = 192 hrs.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note 1: Life Test Data may represent plastic DIP qualification lots.