RELIABILITY REPORT
FOR
MAX522ESA+
PLASTIC ENCAPSULATED DEVICES

July 2, 2010

MAXIM INTEGRATED PRODUCTS
120 SAN GABRIEL DR.
SUNNYVALE, CA 94086

Approved by
Don Lipps
Quality Assurance
Manager, Reliability Engineering
Conclusion

The MAX522ESA+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim’s continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim’s quality and reliability standards.

Table of Contents

<p>| I. Device Description | V. Quality Assurance Information |
| II. Manufacturing Information | VI. Reliability Evaluation |</p>
<table>
<thead>
<tr>
<th>III. Packaging Information</th>
<th>IV. Die Information</th>
</tr>
</thead>
</table>

I. Device Description

A. General

The MAX522 contains two 8-bit, buffered, voltage-output digital-to-analog converters (DAC A and DAC B) in small 8-pin SO and DIP packages. DAC A’s buffer can source and sink 5mA, and DAC B’s output can source and sink 500µA, both to within 0.5V of ground and VDD. The MAX522 operates with a single +2.7V to +5.5V supply. The device utilizes a 3-wire serial interface, which operates at clock rates up to 5MHz and is compatible with SPI™, QSPI™, and Microwire™ interface standards. The serial input shift register is 16 bits long and consists of eight bits of DAC input data and eight bits for DAC selection and shutdown control. DAC registers can be loaded independently or in parallel at the positive edge of active-low CS. The MAX522’s ultra-low power consumption and small 8-pin SO package make it ideal for portable and battery-powered applications. Supply current is less than 1mA and drops below 1µA in shutdown mode. In addition, the reference input is disconnected from the REF pin during shutdown, further reducing the system’s total power consumption. The software format is compatible with the MAX512/MAX513 triple 8-bit DACs.
II. Manufacturing Information

A. Description/Function: Dual, 8-Bit, Voltage-Output Serial DAC in 8-Pin SO Package
B. Process: S3
C. Number of Device Transistors: 
D. Fabrication Location: Oregon
E. Assembly Location: Malaysia, Philippines, Thailand
F. Date of Initial Production: Pre 1997

III. Packaging Information

A. Package Type: 8-pin SOIC (N)
B. Lead Frame: Copper
C. Lead Finish: 100% matte Tin
D. Die Attach: Conductive
E. Bondwire: Au (1.3 mil dia.)
F. Mold Material: Epoxy with silica filler
G. Assembly Diagram: #05-0401-0447
H. Flammability Rating: Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C: Level 1
J. Single Layer Theta Ja: 170°C/W
K. Single Layer Theta Jc: 40°C/W
L. Multi Layer Theta Ja: 132°C/W
M. Multi Layer Theta Jc: 38°C/W

IV. Die Information

A. Dimensions: 81 X 122 mils
B. Passivation: Si$_3$N$_4$/SiO$_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect: Al/0.5%Cu with Ti/TiN Barrier
D. Backside Metallization: None
E. Minimum Metal Width: 3.0 microns (as drawn)
F. Minimum Metal Spacing: 3.0 microns (as drawn)
G. Bondpad Dimensions: 5 mil. Sq.
H. Isolation Dielectric: SiO$_2$
I. Die Separation Method: Wafer Saw
V. Quality Assurance Information

A. Quality Assurance Contacts:
   Don Lipps (Manager, Reliability Engineering)
   Bryan Preeshl (Managing Director of QA)

B. Outgoing Inspection Level:
   0.1% for all electrical parameters guaranteed by the Datasheet.
   0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate:
   < 50 ppm

D. Sampling Plan:
   Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

$$\frac{1}{MTTF} = 1.83$$

(Chi square value for MTTF upper limit)

$$λ = 1.7 \times 10^{-9}$$

$$λ = 1.7 \text{ F.I.T. (60% confidence level @ 25°C)}$$

The following failure rate represents data collected from Maxim’s reliability monitor program. Maxim performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maxim-ic.com/qa/reliability/monitor. Cumulative monitor data for the S3 Process results in a FIT Rate of 0.04 @ 25C and 0.69 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

C. E.S.D. and Latch-Up Testing

The DA51 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2500V per Mil-Std 883 Method 3015.7. Latch-Up testing has shown that this device withstands a current of +/-250mA.
Table 1
Reliability Evaluation Test Results
MAX522ESA+

<table>
<thead>
<tr>
<th>TEST ITEM</th>
<th>TEST CONDITION</th>
<th>FAILURE IDENTIFICATION</th>
<th>SAMPLE SIZE</th>
<th>NUMBER OF FAILURES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Static Life Test</td>
<td>Ta = 135°C</td>
<td>DC Parameters &amp; functionality</td>
<td>640</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>Biased</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Time = 192 hrs.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Moisture Testing</td>
<td>Ta = 130°C</td>
<td>DC Parameters &amp; functionality</td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>RH = 85%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Biased</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Time = 96hrs.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mechanical Stress</td>
<td>-65°C/150°C</td>
<td>DC Parameters &amp; functionality</td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1000 Cycles</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Method 1010</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note 1: Life Test Data may represent plastic DIP qualification lots.
Note 2: Generic Package/Process data