RELIABILITY REPORT

FOR

MAX4172ExA

PLASTIC ENCAPSULATED DEVICES

January 23, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by  Reviewed by

Jim Pedicord  Bryan J. Preeshl
Quality Assurance  Quality Assurance
Reliability Lab Manager  Executive Director
Conclusion

The MAX4172 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim’s continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim’s quality and reliability standards.

Table of Contents

I. ..........Device Description  V. ..........Quality Assurance Information
II. ..........Manufacturing Information  VI. ..........Reliability Evaluation
III. ..........Packaging Information
IV. ..........Die Information  ......Attachments

I. Device Description

A. General

The MAX4172 is a low-cost, precision, high-side current-sense amplifier for portable PCs, telephones, and other systems where battery/DC power-line monitoring is critical. High-side power-line monitoring is especially useful in battery-powered systems, since it does not interfere with the battery charger’s ground path. Wide bandwidth and ground-sensing capability make the MAX4172 suitable for closed-loop battery-charger and general-purpose current-source applications. The 0V and 32V input common-mode range is independent of the supply voltage, which ensures that current-sense feedback remains viable, even when connected to a battery in deep discharge.

To provide a high level of flexibility, the MAX4172 functions with an external sense resistor to set the range of load current to be monitored. It has a current output that can be converted to a ground-referred voltage with a single resistor, accommodating a wide range of battery voltages and currents.

An open-collector power-good output (/PG) indicates when the supply voltage reaches an adequate level to guarantee proper operation of the current-sense amplifier. The MAX4172 operates with a 3.0V to 32V supply voltage.

B. Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Item</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>V+, RS+, RS-, /PG</td>
<td>-0.3V to +36V</td>
</tr>
<tr>
<td>OUT</td>
<td>-0.3V to (V+ + 0.3V)</td>
</tr>
<tr>
<td>Differential Input Voltage, V_RS+ -V_RS</td>
<td>±700mV</td>
</tr>
<tr>
<td>Current into Any Pin</td>
<td>±50mA</td>
</tr>
<tr>
<td>Storage Temp.</td>
<td>-65°C to +150°C</td>
</tr>
<tr>
<td>Lead Temp. (10 sec.)</td>
<td>+300°C</td>
</tr>
<tr>
<td>Continuous Power Dissipation (TA = +70°C)</td>
<td>330mW</td>
</tr>
<tr>
<td>8-Lead µMAX</td>
<td>471mW</td>
</tr>
<tr>
<td>Derate above +70°C</td>
<td>4.10mW/°C</td>
</tr>
<tr>
<td>8-Lead µMAX</td>
<td></td>
</tr>
<tr>
<td>8-Lead NSO</td>
<td>5.88mW/°C</td>
</tr>
</tbody>
</table>
II. Manufacturing Information

A. Description/Function: Low-Cost, Precision, High-Side Current-Sense Amplifier

B. Process: SG3 - Standard 3 micron silicon gate CMOS

C. Number of Device Transistors: 177

D. Fabrication Location: Oregon, USA

E. Assembly Location: Malaysia, Philippines or Thailand

F. Date of Initial Production: December, 1996

III. Packaging Information

A. Package Type: 8 Lead μMAX

B. Lead Frame: Copper

C. Lead Finish: Solder Plate

D. Die Attach: Silver-filled Epoxy

E. Bondwire: Gold (1.3 mil dia.)

F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: Buildsheet # 05-3001-0063

H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: Level 1

IV. Die Information

A. Dimensions: 84 x 58 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: 3 microns (as drawn)

F. Minimum Metal Spacing: 3 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw
V. Quality Assurance Information

A. Quality Assurance Contacts:  
   Jim Pedicord (Reliability Lab Manager)  
   Bryan Preeshl (Executive Director of QA)  
   Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.  
   0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test  

   The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate ($\lambda$) is calculated as follows:

   \[
   \lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 160 \times 2} 
   \]

   Temperature Acceleration factor assuming an activation energy of 0.8eV

   $\lambda = 6.79 \times 10^{-9}$  
   $\lambda = 6.79$ F.I.T. (60% confidence level @ 25°C)

   This low failure rate represents data collected from Maxim’s reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The Burn-In Schematic 06-5243 shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1M) located on the Maxim website at http://www.maxim-ic.com.

B. Moisture Resistance Tests  

   Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing  

   The OP11 die type has been found to have all pins able to withstand a transient pulse of ±400V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ±250mA and/or ±20V.
<table>
<thead>
<tr>
<th>TEST ITEM</th>
<th>TEST CONDITION</th>
<th>FAILURE IDENTIFICATION</th>
<th>PACKAGE</th>
<th>SAMPLE SIZE</th>
<th>NUMBER OF FAILURES</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Static Life Test</strong> (Note 1)</td>
<td>Ta = 135°C Biased Time = 192 hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td></td>
<td>160</td>
<td>0</td>
</tr>
<tr>
<td><strong>Moisture Testing</strong> (Note 2)</td>
<td>Pressure Pot Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td>uMax</td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>85/85 Ta = 85°C RH = 85% Biased Time = 1000hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td></td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td><strong>Mechanical Stress</strong> (Note 2)</td>
<td>Temperature -65°C/150°C Cycle 1000 Cycles Method 1010</td>
<td>DC Parameters &amp; functionality</td>
<td></td>
<td>77</td>
<td>0</td>
</tr>
</tbody>
</table>

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.
Note 2: Generic Process/Package Data
### 3.4 Pin combinations to be tested

a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.

b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., $V_{SS1}$, $V_{SS2}$, or $V_{CC1}$, or $V_{CC2}$) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.

c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.

---

#### Table II. Pin combination to be tested

<table>
<thead>
<tr>
<th></th>
<th>Terminal A</th>
<th>Terminal B</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(Each pin individually connected to terminal A with the other floating)</td>
<td>(The common combination of all like-named pins connected to terminal B)</td>
</tr>
<tr>
<td>1</td>
<td>All pins except $V_{PS1}$</td>
<td>All $V_{PS1}$ pins</td>
</tr>
<tr>
<td>2</td>
<td>All input and output pins</td>
<td>All other input-output pins</td>
</tr>
</tbody>
</table>

1/ Table II is restated in narrative form in 3.4 below.
2/ No connects are not to be tested.
3/ Repeat pin combination I for each named Power supply and for ground (e.g., where $V_{PS1}$ is $V_{DD}$, $V_{CC}$, $V_{SS}$, $V_{BB}$, GND, $+V_S$, $-V_S$, $V_{REF}$, etc).

---

**Mil Std 883D**

**Method 3015.7**

**Notice 8**