RELIABILITY REPORT
FOR
MAX3886ETN+
PLASTIC ENCAPSULATED DEVICES

February 9, 2012

MAXIM INTEGRATED PRODUCTS
120 SAN GABRIEL DR.
SUNNYVALE, CA 94086

Approved by
Sokhom Chum
Quality Assurance
Reliability Engineer
Conclusion

The MAX3886ETN+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I. Device Description  IV. Die Information  
II. Manufacturing Information  V. Quality Assurance Information  
III. Packaging Information  VI. Reliability Evaluation  
.....Attachments

I. Device Description

A. General

The MAX3886 2.488Gbps/1.244Gbps/622Mbps CDR with SerDes (serializer/deserializer) is designed specifically for low-cost optical network terminal (ONT) applications in Gigabit passive optical network (GPON) and broadband passive optical network (BPON) fiber-to-the-home (FTTH) systems. It provides G.984- and G.983-compliant clock and data recovery (CDR) for the continuous downstream data signal, with an integrated 4-bit SerDes that has LVDS parallel interfaces and CML serial interfaces. The SerDes uses the recovered downstream clock for upstream serialization (loopback clock), providing optimum PON operation. The CDR frequency reference can be provided by a low-cost 19.44MHz SMD-type crystal or external LVCMOS source, and excellent jitter tolerance supports applications requiring FEC. An integrated burst-enable signal path also simplifies high-performance upstream burst timing. This 3.3V IC is housed in a 8mm x 8mm, 56-lead thin QFN package and operates from -40°C to +85°C.
II. Manufacturing Information

A. Description/Function: Multirate CDR with Integrated Serializer/Deserializer for GPON and BPON ONT Applications

B. Process: GST40

C. Number of Device Transistors:

D. Fabrication Location: Oregon

E. Assembly Location: Thailand

F. Date of Initial Production: December 20, 2007

III. Packaging Information

A. Package Type: 56L TQFN 8x8

B. Lead Frame: Copper

C. Lead Finish: 100% matte Tin

D. Die Attach: Conductive

E. Bondwire: Au (1 mil dia.)

F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: #05-9000-2441 / A

H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C

J. Single Layer Theta Ja: 35°C/W

K. Single Layer Theta Jc: 1°C/W

L. Multi Layer Theta Ja: 21°C/W

M. Multi Layer Theta Jc: 1°C/W

IV. Die Information

A. Dimensions: 110 X 110 mils

B. Passivation: Si3N4

C. Interconnect: Au

D. Backside Metallization: None

E. Minimum Metal Width: 1.2 microns (as drawn) Metal 1, 2 & 3. 5.6 microns (as drawn) Metal 4

F. Minimum Metal Spacing: 1.6 microns (as drawn) Metal 1, 2 & 3, 4.2 microns (as drawn) Metal 4

G. Bondpad Dimensions:

H. Isolation Dielectric: SiO2

I. Die Separation Method: Wafer Saw
V. Quality Assurance Information

A. Quality Assurance Contacts: Richard Aburano (Manager, Reliability Engineering)
   Don Lipps (Manager, Reliability Engineering)
   Bryan Preeshl (Vice President of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
   0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

\[ \chi = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 47 \times 2} \quad \text{(Chi square value for MTTF upper limit)} \]

(Chi square value for MTTF upper limit)

\[ \lambda = 23.4 \times 10^{-9} \]

\[ \lambda = 23.4 \text{ F.I.T. (60% confidence level @ 25°C)} \]

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maxim-ic.com/qa/reliability/monitor.

Cumulative monitor data for the GST40 Process results in a FIT Rate of 0.02 @ 25C and 0.37 @ 55C (0.8 eV, 60% UCL)

B. E.S.D. and Latch-Up Testing (lot N920CQ001B D/C 0732)

The HD94 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2500V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250mA.
<table>
<thead>
<tr>
<th>TEST ITEM</th>
<th>TEST CONDITION</th>
<th>FAILURE IDENTIFICATION</th>
<th>SAMPLE SIZE</th>
<th>NUMBER OF FAILURES</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Static Life Test (Note 1)</td>
<td>Ta = 135°C Biased Time = 192 hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td>47</td>
<td>0</td>
<td>N920CQ001B, D/C 0732</td>
</tr>
</tbody>
</table>

Note 1: Life Test Data may represent plastic DIP qualification lots.