RELIABILITY REPORT
FOR
MAX3676EHJ
PLASTIC ENCAPSULATED DEVICES

August 5, 2003

MAXIM INTEGRATED PRODUCTS
120 SAN GABRIEL DR.
SUNNYVALE, CA 94086

Written by  Reviewed by
Jim Pedicord  Bryan J. Preeshl
Quality Assurance  Quality Assurance
Reliability Lab Manager  Executive Director
Conclusion

The MAX3676 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim’s continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim’s quality and reliability standards.

Table of Contents

I. Device Description
   A. General

   The MAX3676 is a complete clock-recovery and data-retiming IC incorporating a limiting amplifier. It is intended for 622Mbps SDH/SONET applications and operates from a single +3.3V supply.

   The MAX3676 is designed for both section-regenerator and terminal-receiver applications in OC12/STM-4 transmission systems. Its jitter performance exceeds all SONET/SDH specifications.

   The MAX3676 has two differential input amplifiers: one accepts positive-referenced emitter-coupled logic (PECL) levels, while the other accepts small-signal analog levels. The analog inputs access the limiting amplifier stage, which provides both a received-signal-strength indicator (RSSI) and a programmable-threshold loss-of-power (LOP) monitor. Selecting the PECL amplifier disables the limiting amplifier, conserving power. A loss-of-lock (LOL) monitor is also incorporated as part of the fully integrated phase-locked loop (PLL).

   

B. Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Item</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage, VCC</td>
<td>-0.5V to +6.5V</td>
</tr>
<tr>
<td>Input Voltage Levels, DDI+, DDI-, ADI+, ADI-</td>
<td>-0.5V to (VCC + 0.5V)</td>
</tr>
<tr>
<td>Input Differential Voltage (ADI+) - (ADI-)</td>
<td>±3V</td>
</tr>
<tr>
<td>PECL Output Currents, SDO+, SDO-, SCLKO+, SCLKO-</td>
<td>100mA</td>
</tr>
<tr>
<td>LOL, LOP, INSEL, PHADJ+, PHADJ-</td>
<td>-0.5V to (VCC + 0.5V)</td>
</tr>
<tr>
<td>FIL+, FIL-, OLC+, OLC-, RSSI, VTH</td>
<td>-0.5V to (VCC + 0.5V)</td>
</tr>
<tr>
<td>(OLC+)-(OLC-)</td>
<td>±3V</td>
</tr>
<tr>
<td>(FIL+)-(FIL-)</td>
<td>±700mV</td>
</tr>
<tr>
<td>CFILT</td>
<td>(VCC - 2.5V) to (VCC + 0.5V)</td>
</tr>
<tr>
<td>INV</td>
<td>-0.5V to +2.0V</td>
</tr>
<tr>
<td>Operating Junction Temperature Range</td>
<td>-40°C to +150°C</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>-65°C to +150°C</td>
</tr>
<tr>
<td>Processing Temperature (die)</td>
<td>+400°C</td>
</tr>
<tr>
<td>Lead Temperature (soldering, 10sec)</td>
<td>+300°C</td>
</tr>
<tr>
<td>Continuous Power Dissipation (TA = +85°C)</td>
<td>32-Pin TQFP (5 x 5) 721mW</td>
</tr>
<tr>
<td></td>
<td>Derates above +70°C 32-Pin TQFP (5 x 5) 11.1mW/°C</td>
</tr>
</tbody>
</table>
II. Manufacturing Information

A. Description/Function: 622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier

B. Process: GST20 (High Speed Double Poly-Silicon Bipolar Process)

C. Number of Device Transistors: 2528

D. Fabrication Location: Oregon, USA

E. Assembly Location: Malaysia

F. Date of Initial Production: July 1999

III. Packaging Information

A. Package Type: 32-Lead TQFP (5 x 5)

B. Lead Frame: Copper

C. Lead Finish: Solder Plate

D. Die Attach: Silver-filled Epoxy

E. Bondwire: Gold (1.3 mil dia.)

F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: Buildsheet # 05-7001-0361

H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: Level 1

IV. Die Information

A. Dimensions: 76 x 83 mils

B. Passivation: \( \text{Si}_3\text{N}_4 \) (Silicon nitride)

C. Interconnect: Poly / Au

D. Backside Metallization: None

E. Minimum Metal Width: 1.4 microns (as drawn)

F. Minimum Metal Spacing: 1.4 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: \( \text{SiO}_2 \)

I. Die Separation Method: Wafer Saw
V. Quality Assurance Information

A. Quality Assurance Contacts:
   Jim Pedicord  (Manager, Rel Operations)
   Bryan Preeshl (Executive Director of QA)
   Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
   0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

   The results of the 150°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

   \[ \lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 9823 \times 48 \times 2} \]  
   (Chi square value for MTTF upper limit)

   Thermal acceleration factor assuming a 0.8eV activation energy

   \[ \lambda = 10.11 \times 10^{-9} \quad \lambda = 10.11 \text{ F.I.T.} \quad (60\% \text{ confidence level @ } 25^\circ \text{C}) \]

   This low failure rate represents data collected from Maxim’s reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1M).

B. Moisture Resistance Tests

   Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

   The HF07 die type has been found to have all pins able to withstand a transient pulse of ±1000V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ±100mA.
## Table 1
Reliability Evaluation Test Results

### MAX3676EHJ

<table>
<thead>
<tr>
<th>TEST ITEM</th>
<th>TEST CONDITION</th>
<th>FAILURE IDENTIFICATION</th>
<th>SAMPLE SIZE</th>
<th>NUMBER OF FAILURES</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Static Life Test (Note 1)</strong></td>
<td>Ta = 150°C Biased Time = 192 hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td>48</td>
<td>0</td>
</tr>
<tr>
<td><strong>Moisture Testing</strong></td>
<td>Pressure Pot Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td>85/85</td>
<td>Ta = 85°C RH = 85% Biased Time = 1000hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td><strong>Mechanical Stress</strong></td>
<td>Temperature Cycle -65°C/150°C 1000 Cycles Method 1010</td>
<td>DC Parameters &amp; functionality</td>
<td>77</td>
<td>0</td>
</tr>
</tbody>
</table>

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.

Note 2: Generic Package/Process data.
TABLE II. Pin combination to be tested. 1/ 2/

<table>
<thead>
<tr>
<th>Terminal A</th>
<th>Terminal B</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Each pin individually connected to terminal A with the other floating)</td>
<td>(The common combination of all like-named pins connected to terminal B)</td>
</tr>
<tr>
<td>1. All pins except ( V_{PS1} )</td>
<td>All ( V_{PS1} ) pins</td>
</tr>
<tr>
<td>2. All input and output pins</td>
<td>All other input-output pins</td>
</tr>
</tbody>
</table>

1/ Table II is restated in narrative form in 3.4 below.
2/ No connects are not to be tested.
3/ Repeat pin combination 1 for each named Power supply and for ground (e.g., where \( V_{PS1} \) is \( V_{DD}, V_{CC}, V_{SS}, V_{BB}, GND, +V_{S}, -V_{S}, V_{REF}, \) etc).

3.4 Pin combinations to be tested.

a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.

b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., \( V_{SS1}, V_{SS2}, V_{SS3} \) or \( V_{CC1}, V_{CC2} \)) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.

c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.