RELIABILITY REPORT
FOR
MAX2392ETI+
(MAX2390-93, MAX2396, MAX2400)
PLASTIC ENCAPSULATED DEVICES

November 4, 2008

MAXIM INTEGRATED PRODUCTS
120 SAN GABRIEL DR.
SUNNYVALE, CA 94086

Approved by

Ken Wendel
Quality Assurance
Director, Reliability Engineering
Conclusion

The MAX2392ETI+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I. Device Description  V. Quality Assurance Information
II. Manufacturing Information  VI. Reliability Evaluation
III. Packaging Information  IV. Die Information
.....Attachments

I. Device Description

A. General

The MAX2390-MAX2393/MAX2396/MAX2400 (referred to as the MAX2390 family) fully integrated direct-conversion receiver ICs are designed for W-CDMA and TDSCDMA applications. The MAX2390 family of receiver ICs have over 90dB of dynamic gain control, and typical noise figure of 2.7dB referred to LNA input. Each receiver consists of an ultra-low-current low-noise amplifier (LNA) with on-chip output matching and a two-step gain control. The zero-IF demodulator has a differential circuit topology for minimum LO leakage to receiver's input. The channel selectivity is done completely in the baseband section of the receiver with an on-chip lowpass filter. The AGC section has over 50dB of gain-control range. LO quadrature generation is done on-chip through a divide-by-2 prescaler. The DC offset cancellation in the I/Q baseband channels is done fully on-chip using a DC servo loop. To quickly correct for large DC offset transients in minimal time, very fast settling time is obtained by optimization of the DC-offset-cancellation circuit's time constant. The MAX2390 family includes a 3-wire serial bus for configuring the different receiver modes. They also include a SHDN-bar pin for full device shutdown. The receivers are fabricated using an advanced high-frequency SiGe BiCMOS process. The ICs operate from a single +2.7V to +3.3V supply and are housed in a small 28-pin leadless QFN-EP package (5mm x 5mm).
II. Manufacturing Information

A. Description/Function: W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers
B. Process: SiGe HBT CMOS
C. Number of Device Transistors: 
D. Fabrication Location: Oregon
E. Assembly Location: ASAT China, UTL Thailand, Unisem Malaysia
F. Date of Initial Production: January 25, 2003

III. Packaging Information

A. Package Type: 28-pin TQFN 5x5
B. Lead Frame: Copper
C. Lead Finish: 100% matte Tin
D. Die Attach: Conductive Epoxy
E. Bondwire: Gold (1 mil dia.)
F. Mold Material: Epoxy with silica filler
G. Assembly Diagram: #05-9000-1063
H. Flammability Rating: Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C Level 1
J. Single Layer Theta Ja: 47°C/W
K. Single Layer Theta Jc: 2.1°C/W
L. Multi Layer Theta Ja: 29°C/W
M. Multi Layer Theta Jc: 2.1°C/W

IV. Die Information

A. Dimensions: 120 X 98 mils
B. Passivation: Si3N4
C. Interconnect: Au
D. Backside Metallization: None
E. Minimum Metal Width: 1.2 microns (as drawn) Metal 1, 2 & 3 5.6 microns (as drawn) Metal 4
F. Minimum Metal Spacing: 1.6 microns (as drawn) Metal 1, 2 & 3, 4.2 microns (as drawn) Metal 4
G. Bondpad Dimensions: 5 mil. Sq.
H. Isolation Dielectric: SiO2
I. Die Separation Method: Wafer Saw
V. Quality Assurance Information

A. Quality Assurance Contacts:
   Ken Wendel (Director, Reliability Engineering)
   Bryan Preeshl (Managing Director of QA)

B. Outgoing Inspection Level:
   0.1% for all electrical parameters guaranteed by the Datasheet.
   0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate:
   < 50 ppm

D. Sampling Plan:
   Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

   The results of the 135°C biased (static) life test are pending. Using these results, the Failure Rate (λ) is calculated as follows:

   \[
   \lambda = \frac{1}{\text{MTTF}} \times \frac{1.83}{192 \times 4340 \times 179 \times 2}
   \]

   (Chi square value for MTTF upper limit)

   (where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

   \[
   \lambda = 6.0 \times 10^{-9}
   \]

   \[
   \lambda = 6.0 \text{ F.I.T.} \text{ (60% confidence level @ 25°C)}
   \]

   The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly 1000 hour life test monitors on its processes. This data is published in the Product Reliability Report found at http://www.maxim-ic.com/. Current monitor data for the G4 Process results in a FIT Rate of 0.2 @ 25C and 3.6 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

   The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

C. E.S.D. and Latch-Up Testing

   The WC17 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2000 V per JEDEC JESD22-A114-D. Latch-Up testing has shown that this device withstands a current of 250 mA.
<table>
<thead>
<tr>
<th>TEST ITEM</th>
<th>TEST CONDITION</th>
<th>FAILURE IDENTIFICATION</th>
<th>SAMPLE SIZE</th>
<th>NUMBER OF FAILURES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Static Life Test</td>
<td>Ta = 135°C</td>
<td>DC Parameters &amp; functionality</td>
<td>179</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>Biased</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Time = 192 hrs.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Moisture Testing</td>
<td>Ta = 85°C</td>
<td>DC Parameters &amp; functionality</td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>RH = 85%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Biased</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Time = 1000 hrs.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mechanical Stress</td>
<td>-65°C/150°C</td>
<td>DC Parameters &amp; functionality</td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>Temperature</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1000 Cycles</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Method 1010</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note 1: Life Test Data may represent plastic DIP qualification lots.
Note 2: Generic Package/Process data