RELIABILITY REPORT
FOR
MAX2208EBS+
CHIP SCALE PACKAGE

February 20, 2009

MAXIM INTEGRATED PRODUCTS
120 SAN GABRIEL DR.
SUNNYVALE, CA 94086

Approved by
Ken Wendel
Quality Assurance
Director, Reliability Engineering
Conclusion

The MAX2208EBS+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I. Device Description
   A. General

   The MAX2205–MAX2208 wideband (800MHz to 2GHz) power detectors are ideal for GSM/EDGE (MAX2206), TDMA (MAX2207), and CDMA (MAX2205/MAX2208) applications. The MAX2206/MAX2207/MAX2208 take an RF signal from a directional coupler at the input, and output a highly repeatable voltage. The output voltage increases monotonically with increasing input power. The output is compensated for temperature and process shifts, reducing the worst-case variation to less than ±1dB at full power and ±2.5dB at the lowest power. The MAX2206 features 40dB dynamic range, making it ideally suited to GSM/EDGE applications. The MAX2207 offers reduced current consumption for TDMA applications. The MAX2205/MAX2208 each have an integrated filter to allow for average power detection of CDMA signals over a 25dB dynamic range. The MAX2206/MAX2207/MAX2208 offer internal 50 termination for interfacing with a directional coupler. The MAX2205 has a high-impedance input to provide a low-loss resistive tap in CDMA applications. All devices allow the user to control the averaging time constant externally. The MAX2205/MAX2208 come in a space-saving 2 x 2, 0.5mm-pitch UCSP™; and require only three external components.

V. Quality Assurance Information

VI. Reliability Evaluation

IV. Die Information

Attachments
II. Manufacturing Information

A. Description/Function: RF Power Detectors in UCSP
B. Process: GST20
C. Number of Device Transistors: 
D. Fabrication Location: Oregon
E. Assembly Location: Dallas Texas
F. Date of Initial Production: April 28, 2001

III. Packaging Information

A. Package Type: 4-pin UCSP
B. Lead Frame: N/A
C. Lead Finish: N/A
D. Die Attach: N/A
E. Bondwire: N/A
F. Mold Material: N/A
G. Assembly Diagram: #05-3201-0008
H. Flammability Rating: Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C Level 1

IV. Die Information

A. Dimensions: 40 X 40 mils
B. Passivation: SiO\textsubscript{2} (Silicon nitride)
C. Interconnect: Poly / Au
D. Backside Metallization: None
E. Minimum Metal Width: 2 microns (as drawn)
F. Minimum Metal Spacing: 2 microns (as drawn)
G. Bondpad Dimensions: 5 mil. Sq.
H. Isolation Dielectric: SiO\textsubscript{2}
I. Die Separation Method: Wafer Saw
V. Quality Assurance Information

A. Quality Assurance Contacts: Ken Wendel (Director, Reliability Engineering) Bryan Preeshl (Managing Director of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 150°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

\[
\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 45 \times 2} \text{ (Chi square value for MTTF upper limit)}
\]

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

\[
\lambda = 10.6 \times 10^{-9}
\]

\[
\lambda = 10.6 \text{ F.I.T. (60% confidence level @ 25°C)}
\]

The following failure rate represents data collected from Maxim’s reliability monitor program. Maxim performs quarterly 1000 hour life test monitors on its processes. This data is published in the Product Reliability Report found at http://www.maxim-ic.com/. Current monitor data for the GST20 Process results in a FIT Rate of 1.0 @ 25°C and 17.8 @ 55°C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

C. E.S.D. and Latch-Up Testing

The WC15-3 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2000 V per JEDEC JESD22-A114-D. Latch-Up testing has shown that this device withstands a current of +/-250 mA.
### Table 1
Reliability Evaluation Test Results

#### MAX2208EBS+

<table>
<thead>
<tr>
<th>TEST ITEM</th>
<th>TEST CONDITION</th>
<th>FAILURE IDENTIFICATION</th>
<th>SAMPLE SIZE</th>
<th>NUMBER OF FAILURES</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Static Life Test</strong> (Note 1)</td>
<td>Ta = 150°C Biased Time = 192 hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td>45</td>
<td>0</td>
</tr>
<tr>
<td><strong>Moisture Testing</strong> (Note 2)</td>
<td>Ta = 85°C RH = 85% Biased Time = 1000hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td><strong>Mechanical Stress</strong> (Note 2 &amp; 3)</td>
<td>-40°C/125°C 1000 Cycles (Note 3)</td>
<td>DC Parameters &amp; functionality</td>
<td>77</td>
<td>0</td>
</tr>
</tbody>
</table>

Note 1: Life Test Data may represent plastic DIP qualification lots.
Note 2: Generic Package/Process data
Note 3: Ramp rate 11°C/minute, dwell=15 minutes, One cycle/hour.