RELIABILITY REPORT
FOR
MAX19692EXW+
PLASTIC ENCAPSULATED DEVICES

October 16, 2009

MAXIM INTEGRATED PRODUCTS
120 SAN GABRIEL DR.
SUNNYVALE, CA 94086

Approved by

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Ken Wendel</td>
</tr>
<tr>
<td></td>
<td>Quality Assurance</td>
</tr>
<tr>
<td></td>
<td>Director, Reliability Engineering</td>
</tr>
</tbody>
</table>

Maxim Integrated Products. All rights reserved.
Conclusion

The MAX19692EXW+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I. ..........Device Description
II. ..........Manufacturing Information
III. ..........Packaging Information
IV. ..........Die Information
V. ..........Quality Assurance Information
VI. ..........Reliability Evaluation
.....Attachments

I. Device Description

A. General

The MAX19692 12-bit, 2.3Gsps multiplexed digital-to-analog converter (DAC) enables digital synthesis of high-frequency and wideband signals in baseband and higher Nyquist zones. It has been optimized for wideband communications and radar applications. It has excellent spurious and noise performance and can be used for synthesis of wideband signals in the frequency range from DC to more than 2GHz. The 2.3Gsps update rate allows digital generation of signals with more than 1GHz bandwidth. The device synthesizes signals with excellent gain flatness and high SNR in the first three Nyquist zones directly, reducing the number of upconversion stages needed in a radio transmitter. With its unique ability to generate broadband signals over a wide frequency range, the MAX19692 enables ultra-high data rate wireless modems and multistandard software radio transmitters.

The MAX19692 features an update rate up to 2.3Gsps, and has four 12-bit multiplexed low-voltage differential signaling (LVDS) input ports that operate up to 575MHz. The device accepts a clock at the DAC update rate that can be either a sine wave or a square wave. The input data rate is 1/4 the DAC update rate. The MAX19692 provides an LVDS data clock output to simplify interfacing to FPGA or ASIC devices.

The MAX19692 is a current-steering DAC with an integrated, self-calibrated 50 differential output termination to ensure optimum dynamic performance. The MAX19692 operates from 3.3V and 1.8V power supplies and consumes 760mW at 1.0Gsps.
II. Manufacturing Information

A. Description/Function: 12-Bit, 2.3Gsps Multi-Nyquist DAC
B. Process: TS18
C. Number of Device Transistors: 15000
D. Fabrication Location: Taiwan
E. Assembly Location: Philippines
F. Date of Initial Production: 4/21/2006

III. Packaging Information

A. Package Type: 169-pin CSBGA
B. Lead Frame: Substrate
C. Lead Finish: SnAgCu Balls
D. Die Attach: Conductive Epoxy
E. Bondwire: Au (1.0 mil dia.)
F. Mold Material: Epoxy with silica filler
G. Assembly Diagram: #05-9000-1369
H. Flammability Rating: Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C: Level 3
J. Multi Layer Theta Ja: 30°C/W
K. Multi Layer Theta Jc: 13°C/W

IV. Die Information

A. Dimensions: 203 X 250 mils
B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)
C. Interconnect: Al/0.5%Cu with Ti/TiN Barrier
D. Backside Metallization: None
E. Minimum Metal Width: 0.18µm
F. Minimum Metal Spacing: 0.18µm
G. Bondpad Dimensions: 5 mil. Sq.
H. Isolation Dielectric: SiO₂
I. Die Separation Method: Wafer Saw
V. Quality Assurance Information

A. Quality Assurance Contacts:
   Ken Wendel (Director, Reliability Engineering)
   Bryan Preeshl (Managing Director of QA)

B. Outgoing Inspection Level:
   0.1% for all electrical parameters guaranteed by the Datasheet.
   0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate:
   < 50 ppm

D. Sampling Plan:
   MIL-STD-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

\[
\lambda = \frac{1}{MTTF} = \frac{1.83}{192 \times 4340 \times 0 \times 2} = 23.9 \times 10^{-9} \text{FIT} \quad (60\% \text{ confidence level @ 25°C})
\]

The following failure rate represents data collected from Maxim’s reliability monitor program. Maxim performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maxim-ic.com/qa/reliability/monitor. Cumulative monitor data for the TS18 Process results in a FIT Rate of 0.24@ 25C and 4.14 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

C. E.S.D. and Latch-Up Testing

The CD11 die type has been found to have all pins able to withstand a HBM transient pulse of +/-1000 V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250 mA.
<table>
<thead>
<tr>
<th>TEST ITEM</th>
<th>TEST CONDITION</th>
<th>FAILURE IDENTIFICATION</th>
<th>SAMPLE SIZE</th>
<th>NUMBER OF FAILURES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Static Life Test  (Note 1)</td>
<td>Ta = 135°C Biased Time = 192 hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td>45</td>
<td>0</td>
</tr>
<tr>
<td>Moisture Testing (Note 2)</td>
<td>HAST Ta = 130°C RH = 85% Biased Time = 96hrs.</td>
<td>DC Parameters &amp; functionality</td>
<td>77</td>
<td>0</td>
</tr>
<tr>
<td>Mechanical Stress (Note 2)</td>
<td>Temperature -65°C/150°C Cycle 1000 Cycles Method 1010</td>
<td>DC Parameters &amp; functionality</td>
<td>77</td>
<td>0</td>
</tr>
</tbody>
</table>

Note 1: Life Test Data may represent plastic DIP qualification lots.
Note 2: Generic Package/Process data