Top

Low-Power MicroMonitor Chip

Product Details

Key Features

Parametric specs for Supervisors (1 Monitored Voltage)
Reset Thresh. (V) 3.3 to 5.5
Reset Thresh. Accur. (%) (@ +25°C) 2.5
Reset Out Active High
Active Low
Open Drain
Push-Pull
tRESET (min) 85ms to 300ms
Watchdog Feature Input (WDI)
Watchdog Timeout 1s to 2s
<1s
Supervisor Features Manual Reset
ICC (µA) (max) 50
Package/Pins PDIP/8
SOIC (N)/8
SOIC (W)/16
UMAX/8
Budgetary
Price (See Notes)
1.54
View Less

Simplified Block Diagram

Technical Docs

Data Sheet Low-Power MicroMonitor Chip Nov 18, 1999

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .

Parameters

Parametric specs for Supervisors (1 Monitored Voltage)
Reset Thresh. (V) 3.3 to 5.5
Reset Thresh. Accur. (%) (@ +25°C) 2.5
Reset Out Active High
Active Low
Open Drain
Push-Pull
tRESET (min) 85ms to 300ms
Watchdog Feature Input (WDI)
Watchdog Timeout 1s to 2s
<1s
Supervisor Features Manual Reset
ICC (µA) (max) 50
Package/Pins PDIP/8
SOIC (N)/8
SOIC (W)/16
UMAX/8
Budgetary
Price (See Notes)
1.54

Key Features

  • Super-low power version of DS1232
  • 50µA quiescent current
  • Halts and restarts an out-of-control microprocessor
  • Automatically restarts microprocessor after power failure
  • Monitors pushbutton for external override
  • Accurate 5% or 10% microprocessor power supply monitoring
  • 8-pin DIP, 8-pin SO, or space saving µSOP package available
  • Optional 16-pin SO package available
  • Industrial temperature -40°C to +85°C available, designated N
  • Applications/Uses

    Description

    The DS1232LP/LPS Low-Power MicroMonitor Chip monitors three vital conditions for a microprocessor: power supply, software execution, and external override. First, a precision temperature-compensated reference and comparator circuit monitors the status of VCC. When an out-of-tolerance condition occurs, an internal power-fail signal is generated, which forces reset to the active state. When VCC returns to an in-tolerance condition, the reset signals are kept in the active state for a minimum of 250ms to allow the power supply and processor to stabilize.

    Simplified Block Diagram

    DS1232LP: Block Diagram DS1232LP: Block Diagram Zoom icon

    Technical Docs

    Data Sheet Low-Power MicroMonitor Chip Nov 18, 1999

    Support & Training

    Search our knowledge base for answers to your technical questions.

    Filtered Search

    Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .