DeepCover Secure Microcontroller with ARM922T Processor Core

Secure 32-Bit ARM Processor Supporting Linux OS with Advanced Physical Security

Please check latest availability status for a specific part variant.


DeepCover™ embedded security solutions cloak sensitive data under multiple layers of advanced physical security to provide the most secure key storage possible.

The DeepCover Secure Microcontroller (Zatara® ZA9L0) is a highly integrated system-on-chip (SoC) microcontroller based on the ARM922T™ 32-bit/16-bit core and tailored to the specific requirements of point-of-sale (POS) terminal design and meet the strict security requirements of the Payment Card Industry (PCI) Security Standards Council 2.0 specification. Running at 180MHz, the ZA9L0 is one of the fastest high-security microcontrollers available. The ZA9L0 provides a rich set of features on a single chip that reduces the manufacturing cost and time-to-market for secure transaction products such as POS terminals, vending machines, and security panels. The Zatara ZA9L0 includes the essential security features required of a POS terminal. It also provides seamless interfaces to LCD displays and keypads, and includes a wide array of peripherals such as an ADC, DMAs, UARTs, GPIOs, and timers that add flexibility to control and differentiate the system design.

System security is enhanced by a number of physical and logical protection mechanisms including environmental sensors (temperature, voltage, and frequency), true hardware random-number generator (RNG), real-time clock (RTC), and 4KB of secure nonvolatile SRAM storage with fast erase capability upon tampering. On power-up, application code is first cryptographically verified for authenticity to ensure that attackers cannot insert their own application code.

The ZA9L0 provides extensive communication support with three UARTs, two independent SPI™ ports, and ample GPIO pins to implement any communication interface. The ZA9L0 also has a targeted set of peripherals to support PIN pad applications, including an LCD interface, multiple timers with PWM, watchdog, and a 6-channel, 10-bit ADC.

Key Features

  • 32-Bit ARM922T CPU Core
    • 8KB/8KB I/D-Caches
    • MMU Supporting Linux® and Windows® Embedded CE Operating Systems
    • 180MHz Performance
    • JTAG Embedded ICE Support
  • 64KB Embedded Zero-Wait-State SRAM
  • Vectored Interrupt Controller
  • External Bus Interface
    • Dual External Bus Architecture (Primary and Secondary)
    • 24-Bit Address, 16-Bit Data
    • Synchronous Flash
    • SDRAM in 16MB to 512MB Configurations
  • Power Management Unit
    • 14MHz to 40MHz Oscillator and Phase-Locked Loop (PLL) Generated System Clocks
    • 32.768kHz Oscillator for RTC
    • Clock Disable on a Peripheral-by-Peripheral Basis
    • Three Modes: Active, Idle, and Battery Backup
  • Real-Time Clock
  • Watchdog Timer (WDT)
  • Two Dedicated SPI Interfaces
  • Nine Timer/Counters
  • Three UARTs
    • 1 x 8-Wire Interface
    • 2 x 4-Wire Interface
  • POS Security Features for PCI Compliance
    • Voltage and Temperature Sensors
    • Sensors for Tamper Switches and Wire Mesh
    • Clock Frequency and Glitch Protection
    • Battery-Backed Secure Memory with Active Zeroization
  • Embedded Boot ROM
  • 32-Bit Unique ID Number
  • NIST 800-22-Compliant Random-Number Generator
  • FIPS 180-2-Compliant SHA-1 Hash Generator
  • Display Controller Interface
  • Up to 76 General-Purpose Input/Output (GPIO) Pins
  • 10-Bit ADC, 6-Channel, 45ksps
  • Eight independent DMA Channels
  • Voltage: Dual 1.8V and 3.3V Supplies
  • 3.3V I/O Pins with 5V Tolerant I/O for UART and SPI
  • 256-Pin BGA (1.0mm Ball Pitch) Package


  • EPP
  • Healthcare Reader
  • Metering
  • PIN Pads

Technical Documents

App Note 5118 DeepCover Secure Microcontroller (Zatara ZA9L0) ESF Modem Driver
App Note 5117 Zatara series GPIO configuration
App Note 5116 Zatara Boot Loader and Binary File Signing Tool
App Note 5115 Zatara Module Signing
App Note 5114 Creating JFFS2 File System Image
App Note 5113 Zatara Loadable Kernel Modules and BusyBox Utility
App Note 5112 Creating Remote NFS File System Image for Zatara
App Note 5111 Updating External Flash from Removable Media on Zatara Platform
App Note 5107 Physical Security Guidelines for DeepCover Secure Microcontroller (Zatara ZA9L0)
User Guide 5105 Zatara Linux Development Platform User Manual
User Guide 5104 Zatara Series User Manual
App Note 5103 Zatara Linux System Startup
App Note 5102 Building and Running Linux on Zatara MCU
App Note 5097 Linux Development Platform Quick Start Guide
App Note 5096 Zatara Board Support Package Quick Start Guide
App Note 4710 Zatara® Third Party Key Assignment for Safe and Secure Application Developments
App Note 4695 Zatara Key Generation Process
App Note 4668 Proper Filtering and Grounding of DeepCover Secure Microcontroller (Zatara ZA9L0/ZA9L1) Devices
App Note 4662 How to Migrate Between DeepCover Secure Microcontrollers (Zatara ZA9L0 to Zatara ZA9L1)
App Note 4614 Hardware and Software Considerations for Interfacing a Thermal Printer to a Zatara Evaluation (EV) Kit
App Note 4514 Remote Access and Operation of Zatara Series Platform

Quality and Environmental Data

Request Reliability Report for: ZA9L0 
Lead-Free Package Tin (Sn) Whisker Reports
Device   Fab Process   Technology   Sample size   Rejects   FIT at 25°C   FIT at 55°C  

Note : The failure rates are summarized by technology and mapped to the associated material part numbers. The failure rates are highly dependent on the number of units tested.

Quality Management System >
Environmental Management System >


Related Resources

ChipDNA Secure Arm Cortex M4 Microcontroller

    High-Efficiency Microcontroller for Secure Element IoT
  • Secure Element
  • Power Management Maximizes Operating Time for Battery Applications
  • Multiple Peripherals for System Control

Low-Power Arm Cortex-M4 Microcontroller with Contactless Radio for Secure Applications

  • High-Efficiency Microcontroller for Secure Battery-Powered Applications
  • Scalable Cached External Memory Interfaces
  • Security Features Facilitates System-Level Protection