DeepCover Secure Microcontroller with ARM926EJ-S Processor Core

Description

Create a design and simulate using EE-Sim^® tools:

DeepCover^® embedded security solutions cloak sensitive data under multiple layers of advanced physical security to provide the most secure key storage possible.

The DeepCover Secure Microcontroller (MAX32590) provides an interoperable, secure, and cost-effective solution to build new generations of trusted devices such as multimedia-enabled portable EFT-POS terminals. The MAX32590 integrates a Memory Management Unit (MMU), 32KB of instruction cache, 16KB of data cache, 4KB instruction TCM, 4KB data TCM, 384KB of system SRAM, 2KB of One-Time-Programmable (OTP) memory, 128KB of Boot ROM, 24KB of battery-backed SRAM. The MAX32590 maximizes on-chip bandwidth when dealing with high-speed communication such as 100Mbps Ethernet, large color LCD displays, and gigabit-sized mass storage devices.

In addition to hardware crypto functions, the MAX32590 provides a true random number generator, battery-backed RTC, nonvolatile SRAM and real-time environmental and tamper detection circuitry to facilitate system-level security for the application.

The secure microcontroller includes multiple communication interfaces. One USB host controller and one USB device controller with their respective USB transceiver, two Smart Card controllers, five SPI ports, three UARTs, an SD/SDHC/SDIO controller, an Ethernet 10/100 MAC with FIFO and an I²C bus are also provided. The three on-chip timers also support PWM output generation for direct control of external devices. An integrated Secure Keypad and Thermal Printer interface provide an integrated solution for mobile POS terminals. Additionally, a 3-channel 10-bit ADC is provided for printer support and general use.

Key Features

• ARM926EJ-S^™ Processor Core with 16KB Data Cache and 32KB Instruction Cache
• 384MHz Core Operating Frequency Via PLL (400MHz in Extended Frequency Mode)
• 192MHz Multilayer AHB Bus Matrix (200MHz in Extended Frequency Mode)
• 96MHz APB Bus Matrix (100MHz in Extended Frequency Mode)
• Security Features
  • Secure Boot Loader with Public Key Authentication
  • AES, DES and SHA Hardware Accelerators
  • Modulo Arithmetic Hardware Accelerator (MAA) Supporting RSA, DSA and ECDSA
  • Secure Keypad Controller
  • Hardware True Random Number Generator
  • Die Shield with Dynamic Fault Detection
  • 6 External Tamper Sensors with Independent Random Dynamic Patterns
  • 256-Bit Flip-Flop Based Nonvolatile AES Key Storage
  • Temperature and Voltage Tamper Monitor
  • Real-Time External Memory Encryption and Integrity Check
  • Real-Time Clock
• Memory
  • 384KB System SRAM
  • 4KB Instruction TCM, 4KB Data TCM
  • 24KB AES User Encryptable NV SRAM
  • Dual External Memory Controller (LPDDR400, SDRAM, SRAM, NOR Flash, NAND Flash)
  • 2KB User Programmable OTP
  • NAND Flash Controller with Hardware ECC
• I/O and Peripherals
  • USB 2.0 Host/Device with Internal Transceivers
  • Three UART Ports/One I²C Port
  • Five SPI Ports with I²S Functionality
  • Two ISO 7816 Smart Card Interfaces
  • SD/SDHC/SDIO Interface
  • 10/100Mbps Ethernet MAC Controller
  • Thermal Printer Interface
  • Three Timers with PWM Capability
  • Up to 160 General-Purpose I/O Pins
  • Three-Channel, 10-Bit ADC
  • LCD Controller Supporting STN and TFT Displays
  • Monochrome LCD Controller
  • 16-Channel DMA Controller
  • Advanced Interrupt Controller
• Power Management
  • Flexible Clock Prescalers
  • Clock Gating Function
  • Low-Current Battery-Backup Operation
  • Configurable Low-Power Modes

Applications/Uses

• ATM Keyboards
• Certificate Authentication
• Electronic Commerce
• EMV Card Readers
• Pay-per-Play
• PCI Terminals
• PIN Pads
• Secure Access Control
• Secure Data Storage
• 电子游戏