Maxim
/
Products
/
Interface
/
Level Translators
/
MAX3394E
Interface Level Translators MAX3394E
Top

MAX3394E

Download Data Sheet Download

±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/Octal-Level Translators with Speed-Up Circuitry

Download Data Sheet Subscribe

Product Details

The MAX3394E/MAX3395E/MAX3396E bidirectional level translators provide level shifting required for data transfer in a multivoltage system. Internal slew-rate enhancement circuitry features 10mA current-sink and 15mA current-source drivers to isolate capacitive loads from lower current drivers. In open-drain systems, slew-rate enhancement enables fast data rates with larger pullup resistors and increased bus load capacitance. Externally applied voltages, VCC and VL, set the logic-high levels for the device. A logic-low signal on one I/O side of the device appears as a logic-low signal on the opposite I/O side, and vice-versa. Each I/O line is pulled up to VCC or VL by an internal pullup resistor, allowing the devices to be driven by either push-pull or open-drain drivers.

The MAX3394E/MAX3395E/MAX3396E feature a tri-state output mode, thermal-shutdown protection, and ±15kV Human Body Model (HBM) ESD protection on the VCC side for greater protection in applications that route signals externally.

The MAX3394E/MAX3395E/MAX3396E accept VCC voltages from +1.65V to +5.5V, and VL voltages from +1.2V to VCC, making them ideal for data transfer between low voltage ASIC/PLDs and higher voltage systems. The MAX3394E/MAX3395E/MAX3396E operate at a guaranteed data rate of 6Mbps with push-pull drivers and 1Mbps with open-drain drivers.

The MAX3394E is a dual-level translator available in 9-bump UCSP™ and 8-pin 3mm × 3mm TDFN packages. The MAX3395E is a quad-level translator available in 12-bump UCSP, and 12-pin 4mm x 4mm TQFN packages. The MAX3396E is an octal-level translator available in 20-bump UCSP and 20-pin 5mm × 5mm TQFN packages. The MAX3394E/MAX3395E/MAX3396E operate over the extended -40°C to +85°C temperature range.
See parametric specs for Logic Level Translators

Key Features

  • ±15kV ESD Protection on I/O VCC_ Lines
  • Bidirectional Level Translation Without Direction Pin
  • I/O VL_ and I/O VCC_ 10mA Sink-/15mA Source-Current Capability
  • Slew-Rate Enhancement Circuitry Supports Larger Capacitive Loads or Larger External Pullup Resistors
  • 6Mbps Push-Pull/1Mbps Open-Drain Guaranteed Data Rate
  • Wide Supply-Voltage Range: Operation Down to +1.2V on VL and +1.65V on VCC
  • Low Supply Current in Tri-State Output Mode (3µA typ)
  • Low Quiescent Current
  • Thermal-Shutdown Protection
  • UCSP, TDFN, and TQFN Packages

Applications/Uses

  • Cell Phones
  • High-Speed Bus Fan-Out Expansion
  • Multivoltage Bidirectional Level Translation
  • Open-Drain Rise-Time Speed Up
  • SPI™, MICROWIRE™, and I²C Level Translation
  • Telecom, Networking, Server, RAID/SAN
See parametric specs for Logic Level Translators
Parametric specs for Logic Level Translators
# Level Transl. 2
Data Rate (Mbps) (max) 6
VL (V) 1.2 to 5.5
VCC (V) 1.65 to 5.5
I/O VCC State (Shutdn.) High Impedance
I/O VL State (Shutdn.) High Impedance
ICC (µA) (max) 150
IL (µA) (max) 30
Package/Pins TDFN/8
UCSP (B)/9
Budgetary
Price (See Notes) 		$1.68 @1k
Compare products in Family
See parametric specs for Logic Level Translators
View More

Simplified Block Diagram

MAX3394E, MAX3395E, MAX3396E: Typical Operating Circuit MAX3394E, MAX3395E, MAX3396E: Typical Operating Circuit Zoom icon

Technical Docs

Data Sheet ±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/Octal-Level Translators with Speed-Up Circuitry Sep 01, 2017
Reference Schematic Reference Design of a 1-Wire® Bidirectional Voltage-Level Translator for 1.8V to 5V

Design & Development

Click any title below to view the detail page where available.

SYSTEM BOARD

MAXREFDES132#: 1-Wire Shield

Reference Circuit

Reference Design of a 1-Wire® Bidirectional Voltage-Level Translator for 1.8V to 5V
/en/design/design-tools/ee-sim.html?

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal

Parameters

Parametric specs for Logic Level Translators
# Level Transl. 2
Data Rate (Mbps) (max) 6
VL (V) 1.2 to 5.5
VCC (V) 1.65 to 5.5
I/O VCC State (Shutdn.) High Impedance
I/O VL State (Shutdn.) High Impedance
ICC (µA) (max) 150
IL (µA) (max) 30
Package/Pins TDFN/8
UCSP (B)/9
Budgetary
Price (See Notes) 		$1.68 @1k
Compare products in Family
See parametric specs for Logic Level Translators

Key Features

  • ±15kV ESD Protection on I/O VCC_ Lines
  • Bidirectional Level Translation Without Direction Pin
  • I/O VL_ and I/O VCC_ 10mA Sink-/15mA Source-Current Capability
  • Slew-Rate Enhancement Circuitry Supports Larger Capacitive Loads or Larger External Pullup Resistors
  • 6Mbps Push-Pull/1Mbps Open-Drain Guaranteed Data Rate
  • Wide Supply-Voltage Range: Operation Down to +1.2V on VL and +1.65V on VCC
  • Low Supply Current in Tri-State Output Mode (3µA typ)
  • Low Quiescent Current
  • Thermal-Shutdown Protection
  • UCSP, TDFN, and TQFN Packages

Applications/Uses

  • Cell Phones
  • High-Speed Bus Fan-Out Expansion
  • Multivoltage Bidirectional Level Translation
  • Open-Drain Rise-Time Speed Up
  • SPI™, MICROWIRE™, and I²C Level Translation
  • Telecom, Networking, Server, RAID/SAN

Description

The MAX3394E/MAX3395E/MAX3396E bidirectional level translators provide level shifting required for data transfer in a multivoltage system. Internal slew-rate enhancement circuitry features 10mA current-sink and 15mA current-source drivers to isolate capacitive loads from lower current drivers. In open-drain systems, slew-rate enhancement enables fast data rates with larger pullup resistors and increased bus load capacitance. Externally applied voltages, VCC and VL, set the logic-high levels for the device. A logic-low signal on one I/O side of the device appears as a logic-low signal on the opposite I/O side, and vice-versa. Each I/O line is pulled up to VCC or VL by an internal pullup resistor, allowing the devices to be driven by either push-pull or open-drain drivers.

The MAX3394E/MAX3395E/MAX3396E feature a tri-state output mode, thermal-shutdown protection, and ±15kV Human Body Model (HBM) ESD protection on the VCC side for greater protection in applications that route signals externally.

The MAX3394E/MAX3395E/MAX3396E accept VCC voltages from +1.65V to +5.5V, and VL voltages from +1.2V to VCC, making them ideal for data transfer between low voltage ASIC/PLDs and higher voltage systems. The MAX3394E/MAX3395E/MAX3396E operate at a guaranteed data rate of 6Mbps with push-pull drivers and 1Mbps with open-drain drivers.

The MAX3394E is a dual-level translator available in 9-bump UCSP™ and 8-pin 3mm × 3mm TDFN packages. The MAX3395E is a quad-level translator available in 12-bump UCSP, and 12-pin 4mm x 4mm TQFN packages. The MAX3396E is an octal-level translator available in 20-bump UCSP and 20-pin 5mm × 5mm TQFN packages. The MAX3394E/MAX3395E/MAX3396E operate over the extended -40°C to +85°C temperature range.

Simplified Block Diagram

MAX3394E, MAX3395E, MAX3396E: Typical Operating Circuit MAX3394E, MAX3395E, MAX3396E: Typical Operating Circuit Zoom icon

Technical Docs

Data Sheet ±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/Octal-Level Translators with Speed-Up Circuitry Sep 01, 2017
Reference Schematic Reference Design of a 1-Wire® Bidirectional Voltage-Level Translator for 1.8V to 5V

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal