Top

SHA-1 Coprocessor with EEPROM

SHA-1 Coprocessor with EEPROM

Product Details

The DS2460 SHA-1 Coprocessor with EEPROM is a hardware implementation of the ISO/IEC 10118-3 Secure Hash Algorithm (SHA-1), eliminating the need to develop software to perform the complex SHA computation required for authenticating SHA devices and for performing the validation of digitally signed service data. The DS2460 communicates with a microcontroller through the popular I²C interface. Applications include hosts of access control and electronic payment systems for token authentication and service data validation as well as generation of one-time-use encryption keys for short message encryption and decryption for messages not exceeding the length of a SHA-1 result, which is 20 bytes.

Key Features

  • Dedicated Hardware-Accelerated SHA Engine for Generating SHA-1 MACs
  • 112 Bytes User EEPROM for Storing End Equipment Property Data
  • I²C Host Interface, Supports 100kHz and 400kHz Communication Speeds
  • Three Address Inputs for I²C Address Assignment
  • Single-Byte to 8-Byte EEPROM Write Sequences
  • 64-Bit Unique Registration Number
  • EEPROM Endurance: 200k Cycles per 8-Byte Block at 25°C
  • 10ms max EEPROM Write Cycle
  • Wide Operating Range: 2.7V to 5.5V, -40°C to +85°C
  • ±4kV IEC 1000-4-2 ESD Protection Level on All Pins
  • 8-Pin SO (150 mils) Package

Applications/Uses

  • Clone Prevention
  • Door Locks
  • License Management
  • Secure Feature Control
  • System Authentication
  • Utility Meters
Parametric specs for Memory (EPROM, EEPROM, ROM, NV SRAM)
Memory Type EEPROM
Memory Size 112 Bytes
Bus Type 2-Wire
I2C
VSUPPLY (V) (min) 2.7
VSUPPLY (V) (max) 5.5
Package/Pins SOIC (N)/8
Budgetary
Price (See Notes)
$1.32 @1k
View More

Design & Development

Click any title below to view the detail page where available.

Description

The secure authentication starter kit is a highly programmable hardware/software system for development, lab testing, and demonstration of embedded applications that use Maxim's SHA-1-based secure authentication products. The system supports multiple options for demonstrating and developing both host SHA-1 computation and associated host communication with Maxim's 1-Wire® and I²C-based SHA-1 slave ICs. Multiple options are supported for host SHA-1 computation development including fixed function processing with the Maxim DS2460, microcontroller(FC)-based with a Microchip PIC18F4550, and a Maxim-developed SHA-1 Verilog implementation (DSSHA1) used in conjunction with a Xilinx Spartan®-3A XC3S400A FPGA. Development capabilities for the host interface to Maxim's SHA-1 slaves are similarly supported with multiple options including the Maxim DS2482-100 I²C-to-1-Wire line driver, software generation of 1-Wire waveforms with the PIC18F4550, and a Verilog implementation (DS1WM) with the Xilinx FPGA. The EV kit can be used alone or controlled with a PC over RS-232 or USB interfaces. Microcontroller software can be installed and tested through an in-circuit debugger port. A JTAG port allows changing the FPGA programming through standard Xilinx development tools. With its expansion ports (40 pins for the microcontroller, 120 pins for the FPGA), the board can be the development platform for complex designs.
The free software/firmware is available by request at https://support.maximintegrated.com/1-Wire.

View Details

Features

  • Complete Development System for Applications Using Maxim SHA-1 Products
  • Starter Kit Board Includes Maxim's DS2460, DS2482-100, DS28CN01, and DS28E01 Devices for Rapid Development
  • Other and Future Maxim SHA-1 Authenticators Supported Through Expansion Ports
  • Embedded Host Development Options Supported with PIC18F4550 µC and Xilinx XC3S400A FPGA
  • PC Connectivity with RS-232 and USB 2.0
  • JTAG Connector Mates to Xilinx Platform Cables Through a Single Ribbon Cable
  • 120-Pin Expansion Port for FPGA
  • In-Circuit Debugger Port for PIC18F4550
  • 40-Pin Expansion Port for PIC18F4550 Periphery
  • Extension Ports for I²C and 1-Wire Bus
  • Jumper Configurable for µC or FPGA as I²C Master
  • Jumper Configurable for µC, FPGA, DS2482-100, or External 1-Wire Bus Master
  • Six General-Purpose Pushbuttons and Indicator LEDs
  • LED Indicators for Power and FPGA Load Done
  • Free Evaluation Software Available by NDA

/en/design/design-tools/ee-sim.html?

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal

Parameters

Parametric specs for Memory (EPROM, EEPROM, ROM, NV SRAM)
Memory Type EEPROM
Memory Size 112 Bytes
Bus Type 2-Wire
I2C
VSUPPLY (V) (min) 2.7
VSUPPLY (V) (max) 5.5
Package/Pins SOIC (N)/8
Budgetary
Price (See Notes)
$1.32 @1k

Key Features

  • Dedicated Hardware-Accelerated SHA Engine for Generating SHA-1 MACs
  • 112 Bytes User EEPROM for Storing End Equipment Property Data
  • I²C Host Interface, Supports 100kHz and 400kHz Communication Speeds
  • Three Address Inputs for I²C Address Assignment
  • Single-Byte to 8-Byte EEPROM Write Sequences
  • 64-Bit Unique Registration Number
  • EEPROM Endurance: 200k Cycles per 8-Byte Block at 25°C
  • 10ms max EEPROM Write Cycle
  • Wide Operating Range: 2.7V to 5.5V, -40°C to +85°C
  • ±4kV IEC 1000-4-2 ESD Protection Level on All Pins
  • 8-Pin SO (150 mils) Package

Applications/Uses

  • Clone Prevention
  • Door Locks
  • License Management
  • Secure Feature Control
  • System Authentication
  • Utility Meters

Description

The DS2460 SHA-1 Coprocessor with EEPROM is a hardware implementation of the ISO/IEC 10118-3 Secure Hash Algorithm (SHA-1), eliminating the need to develop software to perform the complex SHA computation required for authenticating SHA devices and for performing the validation of digitally signed service data. The DS2460 communicates with a microcontroller through the popular I²C interface. Applications include hosts of access control and electronic payment systems for token authentication and service data validation as well as generation of one-time-use encryption keys for short message encryption and decryption for messages not exceeding the length of a SHA-1 result, which is 20 bytes.

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal