Product Details
Key Features
Applications/Uses
Technical Docs
Support & Training
Search our knowledge base for answers to your technical questions.
Filtered SearchOur dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .
Key Features
- Transport of E1, T1, E3, T3 or STS-1 TDM or CBR Serial Signals Over Packet Networks
- Full Support for These Mapping Methods: SAToP, CESoPSN, TDMoIP (AAL1), HDLC, Unstructured, Structured, Structured with CAS
- Adaptive Clock Recovery, Common Clock, External Clock and Loopback Timing Modes
- On-Chip TDM Clock Recovery Machines, One Per Port, Independently Configurable
- Clock Recovery Algorithm Handles Network PDV, Packet Loss, Constant Delay Changes, Frequency Changes and Other Impairments
- 64 Independent Bundles/Connections
- Multiprotocol Encapsulation Supports IPv4, IPv6, UDP, RTP, L2TPv3, MPLS, Metro Ethernet
- VLAN Support According to 802.1p and 802.1Q
- 10/100 Ethernet MAC Supports MII/RMII/SSMII
- Selectable 32-Bit, 16-Bit or SPI Processor Bus
- Operates from Only Two Clock Signals, One for Clock Recovery and One for Packet Processing
- Glueless SDRAM Buffer Management
- Low-Power 1.8V Core, 3.3V I/O
Applications/Uses
- Cellular Backhaul Over PSN
- HDLC-Based Traffic Transport Over PSN
- Leased-Line Services Over PSN
- Multiservice Over Unified PSN
- TDM Circuit Extension Over PSN
- TDM Over Cable
- TDM Over GPON/EPON
- TDM Over Wireless
Description
Technical Docs
Support & Training
Search our knowledge base for answers to your technical questions.
Filtered SearchOur dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .