DS33Z11

Ethernet Mapper


Please check latest availability status for a specific part variant.

Description

The DS33Z11 extends a 10/100 Ethernet LAN segment by encapsulating MAC frames in HDLC or X.86 (LAPS) for transmission over a PDH/TDM data stream. The serial link supports bidirectional-synchronous interconnect up to 52Mbps over xDSL, T1/E1/J1, T3/E3, V.35/Optical, OC-1/EC-1, or SONET/SDH Tributary.

The device performs store-and-forward of packets with full wire-speed transport capability. The built-in Committed Information Rate (CIR) controller provides fractional bandwidth allocation up to the line rate in increments of 512kbps. The DS33Z11 can operate with an inexpensive external processor, EEPROM or in a stand-alone hardware mode.

DS33Z11: Functional Diagram DS33Z11: Functional Diagram Enlarge+

Key Features

  • 10/100 IEEE 802.3 Ethernet MAC (MII and RMII) Half/Full Duplex with Automatic Flow Control
  • 52Mbps Synchronous TDM Serial Port with Independent Transmit and Receive Timing
  • HDLC/LAPS Encapsulation with Programmable FCS and Interframe Fill
  • Committed Information Rate Controller Provides Fractional Allocations in 512kbps Increments
  • Programmable BERT for Serial (TDM) Interface
  • External 16MB, 100MHz SDRAM Buffering
  • Parallel Microprocessor Interface
  • SPI Interface and Hardware Mode for Operation Without a Host Processor
  • Also Available in a 100-Ball, 10mm CSBGA— the Hardware/SPI Mode-Only DS33ZH11
  • 1.8V Operation with 3.3V Tolerant I/O
  • IEEE 1149.1 JTAG Support
  • Applications/Uses

    • Ethernet Delivery Over T1/E1/J1, T3/E3, OC-1/EC-1, G.SHDSL, or HDSL2/4
    • LAN Extension
    • Transparent LAN Service

    CAD Symbols and Footprints

  • DS33Z11
  • DS33Z11+
  • DS33Z11+C01
  • DS33Z11+UNUSED
  • Device   Fab Process   Technology   Sample size   Rejects   FIT at 25°C   FIT at 55°C  

    Note : The failure rates are summarized by technology and mapped to the associated material part numbers. The failure rates are highly dependent on the number of units tested.

    Quality Management System >
    Environmental Management System >

     
    Status:
    Package:
    Temperature:

    Related Resources


    MAX5871
    16-Bit, 5.9Gsps Interpolating and Modulating RF DAC with JESD204B Interface

    • Simplifies RF Design and Enables New Wireless Communication Architectures
    • Direct RF Synthesis of 600MHz Bandwidth Up to 2.8GHz
    • Highly Flexible and Configurable


    Type ID Title
    Evaluation Board4697DS33Z11DK Demo Kit for the DS33Z11

    Electronics in Vehicles (ELIV) 2019
    10/16/2019 - 10/17/2019, Bonn, Germany
    The international VDI Congress ELIV (Electronics In Vehicles) is THE event for all experts in the field of electrical and electronical car engineering and integration of mechanical and electronical systems.

    RSVP