Top

4-Port Cell/Packet Over T1/E1/J1 Transceiver

4-Port Cell/Packet Over T1/E1/J1 Single-Chip Transceiver

Product Details

Key Features

Simplified Block Diagram

Technical Docs

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .

Sampling:
Selecting the Sample button above will redirect to the third-party ADI Sample Site. The part selected will carry over to your cart on this site once logged in. Please create a new account there if you have never used the site before. Contact SampleSupport@analog.com with any questions regarding this Sample Site.

Key Features

  • Four Independent, Full-Featured T1/E1/J1 Transceivers
  • UTOPIA 2 and 3 Cell Interface
  • POS-PHY 2 and 3 Packet Interface
  • TDM Backplane Supports TDM Bus Rates from 1.544MHz to 16.384MHz
  • Alarm Detection and Insertion
  • Full-Featured BERT for Each Port
  • AMI, B8ZS, HDB3, NRZ Line Coding
  • Transmit Synchronizer
  • BOC Message Controller (T1)
  • One HDLC Controller per Framer
  • Performance Monitor Counters
  • RAI-CI and AIS-CI Support
  • Internal Clock Generator (CLAD) Supplies 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz
  • JTAG Test Port
  • Single 3.3V Supply with 5V Tolerant Inputs
  • 17mm x 17mm, 256-Pin BGA (1.00mm Pitch)

Applications/Uses

  • Add/Drop Multiplexers
  • Automated Teller Machines
  • Central Office Equipment
  • Customer-Premise Equipment
  • DSLAMs
  • IMA
  • PBXs
  • Routers
  • Switches
  • VoIP
  • WAN Interface

Description

The DS26556 is a quad, software-selectable T1, E1, or J1 transceiver with a cell/packet/TDM interface. It is composed of four framer/formatters + LIUs, and a UTOPIA (cell), POS-PHY™ (packet), and TDM backplane interface. Each framer has an HDLC controller that can be mapped to any DS0 or FDL (T1)/Sa (E1) bit. The DS26556 also includes full-featured BERT devices per port, and an internal clock adapter useful for creating synchronous, high-frequency backplane timing. The DS26556 is controlled through an 8-bit parallel port that can be configured for nonmultiplexed Intel or Motorola operation.

Simplified Block Diagram

DS26556: Block Diagram DS26556: Block Diagram Zoom icon

Technical Docs

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .

Sampling:
Selecting the Sample button above will redirect to the third-party ADI Sample Site. The part selected will carry over to your cart on this site once logged in. Please create a new account there if you have never used the site before. Contact SampleSupport@analog.com with any questions regarding this Sample Site.