Top

Octal T1/E1/J1 Framer

Product Details

Key Features

Simplified Block Diagram

Technical Docs

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .

Sampling:
Selecting the Sample button above will redirect to the third-party ADI Sample Site. The part selected will carry over to your cart on this site once logged in. Please create a new account there if you have never used the site before. Contact SampleSupport@analog.com with any questions regarding this Sample Site.

Key Features

  • 8 Independent, Full-Featured T1/E1/J1 Framers/Formatters
  • Independent Transmit and Receive Paths
  • Flexible Signaling Extraction and Insertion
  • Alarm Detection and Insertion
  • Transmit Synchronizer
  • AMI, B8ZS, HDB3, NRZ Line Coding
  • Performance Monitor Counters
  • BOC Message Controller (T1)
  • Two-Frame Elastic Store Buffers for Each Transmitter and Receiver
  • One HDLC Controller per Framer
  • RAI-CI and AIS-CI Support
  • Full-Feature BERT can be Mapped to Any Port
  • Flexible TDM Backplane Supports Bus Rates from 1.544MHz to 16.384MHz
  • Internal Clock Generator (CLAD) Supplies 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz
  • JTAG Test Port
  • Single 3.3V Supply with 5V Tolerant Inputs
  • 17mm x 17mm, 256-Pin BGA (1.00mm Pitch)

Applications/Uses

  • Add/Drop Multiplexers
  • Automatic Teller Machine Systems
  • Central Office Equipment
  • Customer Premise Equipment
  • DSLAM Backplane
  • IMA
  • Line Cards
  • PBXs
  • Routers/Switches
  • Routers/Switches
  • Timing Systems
  • WAN Interface

Description

The DS26401 is an octal, software-selectable T1, E1, or J1 framer. It is composed of 8 framer/formatters and a system (backplane) interface. Each framer has an HDLC controller that can be mapped to any DS0 or FDL (T1)/Sa (E1) bit. The DS26401 also includes a full-feature BERT device, which can be used with any of the 8 T1/E1 ports, and an internal clock adapter useful for creating synchronous, high-frequency backplane timing. The DS26401 is controlled through an 8-bit parallel port that can be configured for nonmultiplexed Intel or Motorola operation.

Simplified Block Diagram

DS26401: Block Diagram DS26401: Block Diagram Zoom icon

Technical Docs

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .

Sampling:
Selecting the Sample button above will redirect to the third-party ADI Sample Site. The part selected will carry over to your cart on this site once logged in. Please create a new account there if you have never used the site before. Contact SampleSupport@analog.com with any questions regarding this Sample Site.