Top

16-Bit, 600Msps, High-Dynamic-Performance DAC with LVDS Inputs

Product Details

Key Features

Parametric specs for High-Speed DACs (≥ 1MHz)
Resolution (bits) 16
# Channels 1
fCLK (Msps) 600
SFDR (dBc) (@ fOUT) 84 @ 16MHz
DNL (±LSB) 1.6
INL (±LSB) 3.8
PDISS (mW) 255
Interface Parallel, LVDS
VSUPPLY (V) 3.3
Package/Pins QFN/68
Budgetary
Price (See Notes)
40.88
View Less

Simplified Block Diagram

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .

Parameters

Parametric specs for High-Speed DACs (≥ 1MHz)
Resolution (bits) 16
# Channels 1
fCLK (Msps) 600
SFDR (dBc) (@ fOUT) 84 @ 16MHz
DNL (±LSB) 1.6
INL (±LSB) 3.8
PDISS (mW) 255
Interface Parallel, LVDS
VSUPPLY (V) 3.3
Package/Pins QFN/68
Budgetary
Price (See Notes)
40.88

Key Features

  • 600Msps Output Update Rate
  • Low Noise Spectral Density: -163dBFS/Hz at fOUT = 36MHz
  • Excellent SFDR and IMD Performance
    • SFDR = 80dBc at fOUT = 30MHz (to Nyquist)
    • SFDR = 71dBc at fOUT = 130MHz (to Nyquist)
    • IMD = -95dBc at fOUT = 30MHz
    • IMD = -70dBc at fOUT = 130MHz
  • ACLR = 73dB at fOUT = 122.88MHz
  • 2mA to 20mA Full-Scale Output Current
  • LVDS-Compatible Digital Inputs
  • On-Chip 1.2V Bandgap Reference
  • Low 298mW Power Dissipation at 600Msps
  • Compact (10mm x 10mm) QFN-EP Package
  • Evaluation Kit Available (MAX5891EVKIT)

Applications/Uses

  • Automated Test Equipment (ATE)
  • Base Stations: Single-/Multicarrier UMTS, CDMA, GSM
  • Cable Modem Termination Systems (CMTS)
  • Communications: Fixed Broadband Wireless Access, Point-to-Point Microwave
  • Direct Digital Synthesis (DDS)
  • Instrumentation

Description

The MAX5891 advanced 16-bit, 600Msps, digital-to-analog converter (DAC) meets the demanding performance requirements of signal synthesis applications found in wireless base stations and other communications applications. Operating from 3.3V and 1.8V supplies, the MAX5891 DAC supports update rates of 600Msps using high-speed LVDS inputs while consuming only 298mW of power and offers exceptional dynamic performance such as 80dBc spurious-free dynamic range (SFDR) at fOUT = 30MHz.

The MAX5891 utilizes a current-steering architecture that supports a 2mA to 20mA full-scale output current range, and produces -2dBm to -22dBm full-scale output signal levels with a double-terminated 50Ω load. The MAX5891 features an integrated 1.2V bandgap reference and control amplifier to ensure high-accuracy and low-noise performance. A separate reference input (REFIO) allows for the use of an external reference source for optimum flexibility and improved gain accuracy.

The MAX5891 digital inputs accept LVDS voltage levels, and the flexible clock input can be driven differentially or single-ended, AC- or DC-coupled. The MAX5891 is available in a 68-pin QFN package with an exposed paddle (EP) and is specified for the extended (-40°C to +85°C) temperature range.

Refer to the MAX5890 and MAX5889 data sheets for pin-compatible 14-bit and 12-bit versions of the MAX5891.

See a parametric table of the complete family of pin-compatible, 12-/14-/16-bit high-speed DACs.

Simplified Block Diagram

MAX5891: Functional Diagram MAX5891: Functional Diagram Zoom icon

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .