Top

CMOS, Quad, Serial Interface 8-Bit DAC

Quad, Serial, Voltage-Output DACs in a SO Package

Product Details

Key Features

Parametric specs for Precision DACs (< 1MHz)
Resolution (bits) 8
# Channels 4
Interface Serial - I2C
Output Type Voltage- Buffered
Reference Ext.
INL (±LSB) (max) 1
Supply Range (V) (min) 11.4
Supply Range (V) (max) 16.5
ICC (mA) (max) 12
Settling Time (µs) (typ) 2.5
Package/Pins PDIP/16
SOIC (W)/16
Oper. Temp. (°C) -55 to +125
-40 to +85
0 to +70
Budgetary
Price (See Notes)
8.3
View Less

Simplified Block Diagram

Technical Docs

Data Sheet CMOS, Quad, Serial Interface 8-Bit DAC Feb 01, 1996

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .

Parameters

Parametric specs for Precision DACs (&lt; 1MHz)
Resolution (bits) 8
# Channels 4
Interface Serial - I2C
Output Type Voltage- Buffered
Reference Ext.
INL (±LSB) (max) 1
Supply Range (V) (min) 11.4
Supply Range (V) (max) 16.5
ICC (mA) (max) 12
Settling Time (µs) (typ) 2.5
Package/Pins PDIP/16
SOIC (W)/16
Oper. Temp. (°C) -55 to +125
-40 to +85
0 to +70
Budgetary
Price (See Notes)
8.3

Key Features

  • Buffered Voltage Outputs
  • Double-Buffered Digital Inputs
  • Microprocessor and TTL/CMOS Compatible
  • Requires No External Adjustments
  • Two- or Three-Wire Cascadable Serial Interface
  • 16-Pin DIP/SO Package and 20-Pin LCC
  • Operates from Single or Dual Supplies

Applications/Uses

  • Arbitrary Function Generators
  • Automated Test Equipment (ATE)
  • Digital Gain and Offset Control
  • Industrial Process Controls
  • Minimum Component Count Analog Systems

Description

The MAX500 is a quad, 8-bit, voltage-output digital-to-analog converter (DAC) with a cascadable serial interface. The IC includes four output buffer amplifiers and input logic for an easy-to-use, two- or three-wire serial interface. In a system with several MAX500s, only one serial data line is required to load all the DACs by cascading them. The MAX500 contains double-buffered logic and a 10-bit shift register that allows all four DACs to be updated simultaneously using one control signal. There are three reference inputs so the range of two of the DACs can be independently set while the other two DACs track each other.

The MAX500 achieves 8-bit performance over the full operating temperature range without external trimming.

Simplified Block Diagram

MAX500: Functional Diagram MAX500: Functional Diagram Zoom icon

Technical Docs

Data Sheet CMOS, Quad, Serial Interface 8-Bit DAC Feb 01, 1996

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .