Top

12-Bit, 1.5Gsps High-Dynamic Performance DAC

12-Bit, 1.5Gsps DAC Delivers 68dBc SFDR at 400MHz

Product Details

Key Features

Simplified Block Diagram

Technical Docs

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .

Key Features

  • Industry-Leading Dynamic Performance
    • SFDR = 68dBc at fOUT = 400MHz
    • Noise Density = -162dBm/Hz at 200MHz
  • High SNR and Wide-Output Bandwidth
  • 4:1 Multiplexed LVDS Inputs (Up to 375MHz Each)
  • Internal 50Ω Differential Output Termination
  • Low Power: 760mW (fCLK = 1000MHz)
  • Compact 11mm x 11mm, 169 CSBGA Lead(Pb)-Free Package

Applications/Uses

  • Arbitrary Waveform Generators
  • Automatic Test Equipment
  • Direct Digital Generation of Wideband RF Signals Up to 750MHz
  • Direct Digital Synthesis
  • Magnetic Resonance Imaging
  • Video Distribution
  • Wideband Communications

Description

The MAX19681 12-bit, 1.5Gsps digital-to-analog converter (DAC) enables direct digital synthesis of high-frequency and wideband signals. It has been optimized for wideband communications, video distribution, and arbitrary waveform generator applications. It has excellent spurious and noise performance and can be used for synthesis of wideband signals in the DC to 750MHz frequency range. The 1.5Gsps update rate allows digital generation of signals with up to 750MHz bandwidth. The wide output bandwidth of the MAX19681 enables signal output with high SNR and excellent gain flatness in the first Nyquist zone.

The MAX19681 features an update rate up to 1.5Gsps, and has four 12-bit multiplexed low-voltage differential signaling (LVDS) input ports that each operate up to 375MHz. The device accepts a clock at the DAC update rate that can be either a sine wave or a square wave. The input data rate is 1/4 the DAC update rate. The MAX19681 provides an LVDS data clock output to simplify interfacing to FPGA or ASIC devices.

The MAX19681 is a current-steering DAC with an integrated, self-calibrated 50Ω differential output termination to ensure optimum dynamic performance. The MAX19681 operates from 3.3V and 1.8V power supplies and consumes 760mW at 1.0Gsps.

Simplified Block Diagram

Technical Docs

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .