MAX12558

Dual, 80Msps, 14-Bit, IF/Baseband ADC

Ideal for High-Performance Communication Receivers


Please check latest availability status for a specific part variant.

Description

The MAX12558 is a dual 3.3V, 14-bit analog-to-digital converter (ADC) featuring fully differential wideband track-and-hold (T/H) inputs, driving internal quantizers. The MAX12558 is optimized for low power, small size, and high dynamic performance in intermediate frequency (IF) and baseband sampling applications. This dual ADC operates from a single 3.3V supply, consuming only 756mW while delivering a typical 71.7dB signal-tonoise ratio (SNR) performance at a 175MHz input frequency. The T/H input stages accept single-ended or differential inputs up to 400MHz. In addition to low operating power, the MAX12558 features a 330µW powerdown mode to conserve power during idle periods.

A flexible reference structure allows the MAX12558 to use the internal 2.048V bandgap reference or accept an externally applied reference and allows the reference to be shared between the two ADCs. The reference structure allows the full-scale analog input range to be adjusted from ±0.35V to ±1.15V. The MAX12558 provides a common-mode reference to simplify design and reduce external component count in differential analog input circuits.

The MAX12558 supports either a single-ended or differential input clock. User-selectable divide-by-two (DIV2) and divide-by-four (DIV4) modes allow for design flexibility and help to reduce the negative effects of clock jitter. Wide variations in the clock duty cycle are compensated with the ADC's internal duty-cycle equalizer (DCE).

The MAX12558 features two parallel, 14-bit-wide, CMOS-compatible outputs. The digital output format is pin-selectable to be either two's complement or Gray code. A separate power-supply input for the digital outputs accepts a 1.7V to 3.6V voltage for flexible interfacing with various logic levels. The MAX12558 is available in a 10mm x 10mm x 0.8mm, 68-pin thin QFN package with exposed paddle (EP), and is specified for the extended (-40°C to +85°C) temperature range.

See a parametric table of the complete family of pin-compatible, 12-/14-bit high-speed ADCs.
MAX12558: Functional Diagram MAX12558: Functional Diagram Enlarge+

Key Features

  • Direct IF Sampling Up to 400MHz
  • Excellent Dynamic Performance
    • 74.4dB/71.7dB SNR at fIN = 70MHz/175MHz
    • 84.2dBc/79dBc SFDR at fIN = 70MHz/175MHz
  • 3.3V Low-Power Operation
    • 789mW (Differential Clock Mode)
    • 756mW (Single-Ended Clock Mode)
  • Fully Differential or Single-Ended Analog Input
  • Adjustable Differential Analog Input Voltage
  • 750MHz Input Bandwidth
  • Adjustable, Internal or External, Shared Reference
  • Differential or Single-Ended Clock
  • Accepts 25% to 75% Clock Duty Cycle
  • User-Selectable DIV2 and DIV4 Clock Modes
  • Power-Down Mode
  • CMOS Outputs in Two's Complement or Gray Code
  • Out-of-Range and Data-Valid Indicators
  • Small, 68-Pin Thin QFN Package (10mm x 10mm x 0.8mm)
  • 12-Bit, Pin-Compatible Version Available (MAX12528)
  • Evaluation Kit Available (Order MAX12558EVKIT)

Applications/Uses

  • Digital Set-Top Boxes
  • I/Q Receivers
  • IF and Baseband Communication Receivers: Cellular, LMDS, Point-to-Point Microwave, MMDS, HFC, WLAN
  • Low-Power Data Acquisition
  • Portable Instrumentation
  • Ultrasound and Medical Imaging
Part NumberInput Chan.Resolution
(bits)
Sample Rate
(Msps)
AC Specs
(MHz)
SFDR
(dBc)
SINAD
(dB)
SNR
(dB)
THD
(dB)
DNL
(±LSB)
INL
(±LSB)
Full Pwr. BW
(MHz)
ICC
(mA)
Data Bus InterfacePackage/Pins
max ≥@ fINminmintyp
MAX12558 214801757970.671.7-77.10.61.4750251µP/14
TQFN/68
See All High-Speed ADCs (> 5Msps) (53)
Pricing Notes:
This pricing is BUDGETARY, for comparing similar parts. Prices are in U.S. dollars and subject to change. Quantity pricing may vary substantially and international prices may differ due to local duties, taxes, fees, and exchange rates. For volume-specific and version-specific prices and delivery, please see the price and availability page or contact an authorized distributor.


MAX12527EVKIT: Evaluation Kit for the MAX12527, MAX12528, MAX12529, MAX12557, MAX12558, and MAX12559
MAX12528EVKIT: Evaluation Kit for the MAX12527, MAX12528, MAX12529, MAX12557, MAX12558, and MAX12559
MAX12529EVKIT: Evaluation Kit for the MAX12527, MAX12528, MAX12529, MAX12557, MAX12558, and MAX12559
MAX12557EVKIT: Evaluation Kit for the MAX12527, MAX12528, MAX12529, MAX12557, MAX12558, and MAX12559
MAX12558EVKIT: Evaluation Kit for the MAX12527, MAX12528, MAX12529, MAX12557, MAX12558, and MAX12559
MAX12559EVKIT: Evaluation Kit for the MAX12527, MAX12528, MAX12529, MAX12557, MAX12558, and MAX12559

CAD Symbols and Footprints

  • MAX12558ETK+D
  • Device   Fab Process   Technology   Sample size   Rejects   FIT at 25°C   FIT at 55°C  

    Note : The failure rates are summarized by technology and mapped to the associated material part numbers. The failure rates are highly dependent on the number of units tested.

    Quality Management System >
    Environmental Management System >

     
    Status:
    Package:
    Temperature:

    Related Resources


    Belle Isle 2020
    05/29/2020 - 05/31/2020, Detroit, MI
    2020 Detroit Grand Prix - Chevrolet Detroit Grand Prix presented by Lear Fast Facts The Chevrolet Detroit Grand Prix presented by Lear was hosted on Belle Isle, May 29 - 30 2020. The event featured the cars of the NTT IndyCar Series, the IMSA WeatherTech SportsCar Championship and the Trans Am Series presented by Pirelli. The weekend is collectively referred to as the Chevrolet Detroit Grand Prix presented by Lear and it once again featured the Chevrolet Dual in Detroit IndyCar doubleheader.

    RSVP