Product Details
Key Features
Applications/Uses
Resolution (bits) | 10 |
# Input Channels | 2 |
Sample Rate (Msps) (max) | 65 |
Data Bus Interface | µP/10 |
AC Specs (MHz) (@ fIN) | 20 |
SFDR (dBc) (min) | 77 |
ENOB (bits) (min) | 9.43 |
SINAD (dB) | 58.5 |
SNR (dB) | 59 |
THD (dB) | -76 |
DNL (±LSB) | 1 |
INL (±LSB) | 1.9 |
Package/Pins | TQFP/48 |
Budgetary Price (See Notes) | 15.2 |
Simplified Block Diagram
Technical Docs
Data Sheet | Dual 10-Bit, 65Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs | Jun 02, 2006 |
Support & Training
Search our knowledge base for answers to your technical questions.
Filtered SearchOur dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .
Parameters
Resolution (bits) | 10 |
# Input Channels | 2 |
Sample Rate (Msps) (max) | 65 |
Data Bus Interface | µP/10 |
AC Specs (MHz) (@ fIN) | 20 |
SFDR (dBc) (min) | 77 |
ENOB (bits) (min) | 9.43 |
SINAD (dB) | 58.5 |
SNR (dB) | 59 |
THD (dB) | -76 |
DNL (±LSB) | 1 |
INL (±LSB) | 1.9 |
Package/Pins | TQFP/48 |
Budgetary Price (See Notes) | 15.2 |
Key Features
- Single 3V Operation
- Excellent Dynamic Performance:
- 59dB SNR at fIN = 20MHz
- 77dB SFDR at fIN = 20MHz
- Low Power:
- 65mA (Normal Operation)
- 2.8mA (Sleep Mode)
- 1µA (Shutdown Mode)
- 0.02dB Gain and 0.25° Phase Matching (typ)
- Wide ±1VP-P Differential Analog Input Voltage Range
- 400MHz -3dB Input Bandwidth
- On-Chip 2.048V Precision Bandgap Reference
- User-Selectable Output Format—Two's Complement or Offset Binary
- 48-Pin TQFP Package with Exposed Pad for Improved Thermal Dissipation
- Evaluation Kit Available
Applications/Uses
- High-Resolution Imaging
- I/Q Channel Digitization
- Instrumentation
- Multichannel IF Undersampling
- Video Application
Description
An internal 2.048V precision bandgap reference sets the full-scale range of the ADC. A flexible reference structure allows the use of the internal or an externally derived reference, if desired for applications requiring increased accuracy or a different input voltage range.
The MAX1182 features parallel, CMOS-compatible three-state outputs. The digital output format is set to two's complement or straight offset binary through a single control pin. The device provides for a separate output power supply of 1.7V to 3.6V for flexible interfacing. The MAX1182 is available in a 7mm x 7mm, 48-pin TQFP package, and is specified for the extended industrial (-40°C to +85°C) temperature range.
Pin-compatible higher and lower speed versions of the MAX1182 are also available. Please refer to the MAX1180 data sheet for 105Msps, the MAX1181 data sheet for 80Msps, the MAX1183 data sheet for 40Msps, and the MAX1184 data sheet for 20Msps. In addition to these speed grades, this family includes a 20Msps multiplexed output version (MAX1185), for which digital data is presented time-interleaved on a single, parallel 10-bit output port.
Technical Docs
Data Sheet | Dual 10-Bit, 65Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs | Jun 02, 2006 |
Support & Training
Search our knowledge base for answers to your technical questions.
Filtered SearchOur dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .