24-Bit, 6-Channel, 16ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with I²C Interface

 

Part Number	Replacement	Explanation

Description

Create a design and simulate using EE-Sim^® tools:

The MAX11261 is a 6-channel, 24-bit delta-sigma ADC that achieves exceptional performance while consuming very low power. Sample rates up to 16ksps allow precision DC measurements. The device also features a 64-entry, on-chip FIFO to offload the host processor. The MAX11261 communicates through an I²C-compatible serial interface and is available in a small, wafer-level package (WLP).

The MAX11261 offers a 6.2nV/√Hz noise programmable gain amplifier (PGA) with gain settings from 1x to 128x. The integrated PGA provides isolation of the signal inputs from the switched capacitor sampling network. The PGA also enables the MAX11261 to interface directly with high-impedance sources without compromising available dynamic range.

The MAX11261 operates from a single 2.7V to 3.6V analog supply. The digital supply range is 1.7V to 2.0V (internal LDO off) and 2.0V to 3.6V (internal LDO on) enabling communication with 1.8V, 2.5V, 3V, or 3.3V logic.

MAX11261: Functional Diagram Enlarge+

Key Features

• Analog Supply
  • 2.7V to 3.6V
• Digital Supply
  • Internal LDO Disabled—1.7V to 2.0V
  • Internal LDO Enabled—2.0V to 3.6V
• 3ppm INL (typ)
• PGA
  • Gains of 1, 2, 4, 8, 16, 32, 64, 128
  • Low-Noise Mode, 6.2nV/√Hz Noise
  • Low-Power Mode, 10nV/√Hz Noise
• Input-Referred Noise
  • PGA Low-Noise Mode, Gain of 64 at 1ksps Continuous, 0.15μV_RMS
• Fully Differential Signal and Reference Inputs
• Internal System Clock of 8.192MHz
• I²C-Compatible Serial Interface
• Supports Standard, Fast-Mode, and Fast-Mode Plus I²C Specifications
• 64-Entry On-Chip FIFO
• Hardware Interrupt for Input Monitoring and FIFO Usage
• On-Demand Self and System Gain and Offset Calibration
• User-Programmable Offset and Gain Registers
• Two Power-Down Modes (SLEEP and STANDBY)
• Low Power Dissipation
• ESD Rating: ±2.5kV (HBM), 750V (CDM)
• -40°C to +85°C Operating Temperature Range
• Wafer-Level Package (WLP) (6 x 6 Bump, 0.4mm Pitch, 2.838mm x 2.838mm x 0.5mm)

Applications/Uses

• Battery-Powered Instrumentation
• Medical Equipment
• Pressure Sensors
• Wearable Electronics
• Weigh Scales