/
/
/
Data Converters 
/
Analog-to-Digital Converters
/
Top ![]()
MAX1123
1.8V, 10-Bit, 210Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications
MyMaxim SubscriptionsProduct Details
Key Features
Applications/Uses
Parametric specs for High-Speed ADCs (> 5Msps)
| Resolution (bits) | 10 |
| # Input Channels | 1 |
| Sample Rate (Msps) (max) | 210 |
| Data Bus Interface | µP/10 LVDS |
| AC Specs (MHz) (@ fIN) | 180 |
| SFDR (dBc) (min) | 66.3 |
| SINAD (dB) | 56.5 |
| SNR (dB) | 57 |
| DNL (±LSB) | 0.3 |
| INL (±LSB) | 0.4 |
| Package/Pins | QFN/68 |
| Budgetary Price (See Notes) | 57 |
View More
Simplified Block Diagram
Support & Training
Search our knowledge base for answers to your technical questions.
Filtered SearchOur dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .
Parameters
Parametric specs for High-Speed ADCs (> 5Msps)
| Resolution (bits) | 10 |
| # Input Channels | 1 |
| Sample Rate (Msps) (max) | 210 |
| Data Bus Interface | µP/10 LVDS |
| AC Specs (MHz) (@ fIN) | 180 |
| SFDR (dBc) (min) | 66.3 |
| SINAD (dB) | 56.5 |
| SNR (dB) | 57 |
| DNL (±LSB) | 0.3 |
| INL (±LSB) | 0.4 |
| Package/Pins | QFN/68 |
| Budgetary Price (See Notes) | 57 |
Key Features
- 210Msps Conversion Rate
- SNR = 57.4dB/56dB at fIN = 100MHz/500MHz
- SFDR = 74.5dBc/62.6dBc at fIN = 100MHz/500MHz
- NPR = 53.6dB at fNOTCH = 28.8MHz
- Single 1.8V Supply
- 460mW Power Dissipation at 210Msps
- On-Chip Track-and-Hold and Internal Reference
- On-Chip Selectable Divide-by-2 Clock Input
- LVDS Digital Outputs with Data Clock Output
- Evaluation Kit Available (Order MAX1124EVKIT)
Applications/Uses
- Cable-Head End Systems
- Communications Test Equipment
- Digital Predistortion Receivers
- Radar and Satellite Subsystems Antenna Array Processing
- Wireless and Wired Broadband Communication
Description
The MAX1123 is a monolithic 10-bit, 210Msps analog-to-digital converter (ADC) optimized for outstanding dynamic performance at high IF frequencies up to 500MHz. The product operates with conversion rates of up to 210Msps while consuming only 460mW.
At 210Msps and an input frequency of 100MHz, the MAX1123 achieves a spurious-free dynamic range (SFDR) of 74.5dBc. Its excellent signal-to-noise ratio (SNR) of 57.4dB at 10MHz remains flat (within 1.5dB) for input tones up to 500MHz. This makes the MAX1123 ideal for wideband applications such as digital predistortion in cellular base-station transceiver systems.
The MAX1123 requires a single 1.8V supply. The analog input is designed for either differential or single-ended operation and can be AC- or DC-coupled. The ADC also features a selectable on-chip divide-by-2 clock circuit, which allows the user to apply clock frequencies as high as 420MHz. This helps to reduce the phase noise of the input clock source. A differential LVDS sampling clock is recommended for best performance. The converter's digital outputs are LVDS compatible, and the data format can be selected to be either two's complement or offset binary.
The MAX1123 is available in a 68-pin QFN with exposed pad (EP) and is specified over the industrial (-40°C to +85°C) temperature range.
For pin-compatible, lower and higher speed versions of the MAX1123, refer to the MAX1122 (170Msps) and the MAX1124 (250Msps) data sheets. For a higher speed, pin-compatible 8-bit version of the MAX1123, refer to the MAX1121 data sheet.
See a parametric table of the complete family of pin-compatible, 8-/10-/12-bit high-speed ADCs.
At 210Msps and an input frequency of 100MHz, the MAX1123 achieves a spurious-free dynamic range (SFDR) of 74.5dBc. Its excellent signal-to-noise ratio (SNR) of 57.4dB at 10MHz remains flat (within 1.5dB) for input tones up to 500MHz. This makes the MAX1123 ideal for wideband applications such as digital predistortion in cellular base-station transceiver systems.
The MAX1123 requires a single 1.8V supply. The analog input is designed for either differential or single-ended operation and can be AC- or DC-coupled. The ADC also features a selectable on-chip divide-by-2 clock circuit, which allows the user to apply clock frequencies as high as 420MHz. This helps to reduce the phase noise of the input clock source. A differential LVDS sampling clock is recommended for best performance. The converter's digital outputs are LVDS compatible, and the data format can be selected to be either two's complement or offset binary.
The MAX1123 is available in a 68-pin QFN with exposed pad (EP) and is specified over the industrial (-40°C to +85°C) temperature range.
For pin-compatible, lower and higher speed versions of the MAX1123, refer to the MAX1122 (170Msps) and the MAX1124 (250Msps) data sheets. For a higher speed, pin-compatible 8-bit version of the MAX1123, refer to the MAX1121 data sheet.
See a parametric table of the complete family of pin-compatible, 8-/10-/12-bit high-speed ADCs.
Support & Training
Search our knowledge base for answers to your technical questions.
Filtered SearchOur dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .
Request a Quote