Product Details
Key Features
Applications/Uses
Resolution (bits) | 6 |
# Input Channels | 2 |
Sample Rate (Msps) (max) | 800 |
Data Bus Interface | µP/8 Demuxed LVPECL |
AC Specs (MHz) (@ fIN) | 200 |
SFDR (dBc) (min) | 45 |
ENOB (bits) (min) | 5.8 |
SINAD (dB) | 36.4 |
SNR (dB) | 37 |
THD (dB) | -44.5 |
DNL (±LSB) | 0.25 |
INL (±LSB) | 0.2 |
Package/Pins | TQFP/80 |
Budgetary Price (See Notes) | 42.26 |
Simplified Block Diagram
Technical Docs
Data Sheet | Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplifier | May 30, 2001 |
Support & Training
Search our knowledge base for answers to your technical questions.
Filtered SearchOur dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .
Parameters
Resolution (bits) | 6 |
# Input Channels | 2 |
Sample Rate (Msps) (max) | 800 |
Data Bus Interface | µP/8 Demuxed LVPECL |
AC Specs (MHz) (@ fIN) | 200 |
SFDR (dBc) (min) | 45 |
ENOB (bits) (min) | 5.8 |
SINAD (dB) | 36.4 |
SNR (dB) | 37 |
THD (dB) | -44.5 |
DNL (±LSB) | 0.25 |
INL (±LSB) | 0.2 |
Package/Pins | TQFP/80 |
Budgetary Price (See Notes) | 42.26 |
Key Features
- Two Matched 6-Bit, 800Msps ADCs
- Excellent Dynamic Performance
- 36.4dB SINAD at fIN ≈ 200MHz and
- fCLK ≈ 800MHz
- Typical INL and DNL: ±0.25 LSB
- Channel-to-Channel Phase Matching: ±0.2°
- Channel-to-Channel Gain Matching: ±0.04dB
- 6:12 Demultiplexer reduces the Data Rates to 400MHz
- Low Error Rate: 1016 Metastable States at 800Msps
- LVDS Digital Outputs in Two's Complement Format
Applications/Uses
- Communication Systems
- Test Instrumentation
- VSAT Receivers
- Wireless Local Area Networks (WLANs)
Description
In addition, the MAX105 provides LVDS digital outputs with an internal 6:12 demultiplexer that reduces the output data rate to one-half the sample clock rate. Data is output in two's complement format. The MAX105 operates from a +5V analog supply and the LVDS output ports operate at +3.3V. The data converter's typical power dissipation is 2.6W. The device is packaged in an 80-pin, TQFP package with exposed paddle, and is specified for the extended (-40° C to +85°C) temperature range. For a lower-speed, 400Msps version of the MAX105, please refer to the MAX107 data sheet.
Technical Docs
Data Sheet | Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplifier | May 30, 2001 |
Support & Training
Search our knowledge base for answers to your technical questions.
Filtered SearchOur dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .