DS4M133

3.3V Margining Clock Oscillator with LVPECL/LVDS Output

Industry's First Wideband Frequency Margining Crystal Oscillator Allows Production Margin Testing


Please check latest availability status for a specific part variant.

Description

The DS4M125/DS4M133/DS4M200 are margining clock oscillators with LVPECL or LVDS outputs. They are designed to fit in a 5mm x 3.2mm ceramic package with an AT-cut fundamental-mode crystal to form a complete clock oscillator. The circuit can generate the following frequencies and their ±5% frequency deviations: 125MHz, 133.33MHz, and 200MHz. The DS4M125/DS4M133/DS4M200 employ a low-jitter PLL to generate the frequencies. The typical phase jitter is less than 0.9ps RMS from 12kHz to 20MHz.

Frequency margining is a circuit operation to change the output frequency to 5% higher or 5% lower than the nominal frequency. Frequency margining is accomplished through the margining select pin, MS. This three-state input pin accepts a three-level voltage signal to control the output frequency. In a low-level state, the output frequency is set to the nominal frequency. When set to a high-level state, the frequency output is set to the nominal frequency plus 5%. When set to the mid-level state, the frequency output is equal to the nominal frequency minus 5%. If left open, the MS pin is pulled low by an internal 100kΩ (nominal) pulldown resistor.

The DS4M125/DS4M133/DS4M200 are available with either an LVPECL or LVDS output. The output can be disabled by pulling the OE pin low. When disabled, both OUTP and OUTN levels of the LVPECL driver go to the LVPECL bias voltage, while the output of the LVDS driver is a logical one. The OE input is an active-high logic signal and has an internal 100kΩ pullup resistor. When OE is in a logic-high state, the OUTP and OUTN outputs are enabled.

The devices operate from a single 3.3V supply voltage.
DS4M125, DS4M133, DS4M200: Typical Operating Circuit DS4M125, DS4M133, DS4M200: Typical Operating Circuit Enlarge+

Key Features

  • Frequency Margining: ±5%
  • Nominal Clock Output Frequencies: 125MHz, 133.33MHz, and 200MHz
  • Jitter < 0.9ps RMS from 12kHz to 20MHz
  • LVPECL or LVDS Output
  • 3.3V Operating Voltage
  • Operating Temperature Range: -40°C to +85°C
  • Supply Current: < 100mA at 3.3V
  • Excellent Power-Supply Noise Rejection
  • 5mm x 3.2mm Ceramic LCCC Package
  • Output Enable/Disable

Applications/Uses

  • Memory Clocks
  • RAID Systems

Technical Documents

App Note 4315 Use a Margining Oscillator as a Spread-Spectrum Clock Generator to Reduce EMI

Quality and Environmental Data

Product Reliability Reports: DS4M133.pdf 
Lead-Free Package Tin (Sn) Whisker Reports
Device   Fab Process   Technology   Sample size   Rejects   FIT at 25°C   FIT at 55°C  

Note : The failure rates are summarized by technology and mapped to the associated material part numbers. The failure rates are highly dependent on the number of units tested.

Quality Management System >
Environmental Management System >

 
Status:
Package:
Temperature:

Related Resources