Top

10-Tap Silicon Delay Line

Product Details

Key Features

Parametric specs for Delay-Lines (Non-Programmable)
Functions Tapped
Taps 10
Total Delays (ns) 50 to 500
VSUPPLY (V) 5
ΔVSUPPLY ±5%
Package/Pins SOIC (W)/16
TSSOP/14
Budgetary
Price (See Notes)
4.68
View Less

Simplified Block Diagram

Technical Docs

Data Sheet 10-Tap Silicon Delay Line Nov 01, 2003

Support & Training

Search our knowledge base for answers to your technical questions.

Filtered Search

Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .

Parameters

Parametric specs for Delay-Lines (Non-Programmable)
Functions Tapped
Taps 10
Total Delays (ns) 50 to 500
VSUPPLY (V) 5
ΔVSUPPLY ±5%
Package/Pins SOIC (W)/16
TSSOP/14
Budgetary
Price (See Notes)
4.68

Key Features

  • All-Silicon, 5V, 10-Tap Delay Line
  • Improved, Drop-In Replacement for the DS1010
  • 10 Taps Equally Spaced
  • Delays are Stable and Precise
  • Leading- and Trailing-Edge Accuracy
  • Delay Tolerance ±5% or ±2ns, whichever is Greater, at 5V and +25°C
  • Economical
  • Auto-Insertable, Low Profile
  • Low-Power CMOS
  • TTL/CMOS Compatible
  • Vapor Phase, IR, and Wave Solderable
  • Fast-Turn Prototypes
  • Delays Specified Over Commercial and Industrial Temperature Ranges
  • Custom Delays Available
  • Standard 16-Pin SO or 14-Pin TSSOP
  • Applications/Uses

    • Automated Test Equipment (ATE)
    • Communication Systems
    • Medical Devices
    • PC Peripheral Devices

    Description

    The DS1110 delay line is an improved replacement for the DS1010. It has ten equally spaced taps providing delays from 5ns to 500ns. The devices are offered in a standard 16-pin SO, or 14-pin TSSOP. The DS1110 series delay lines provide a nominal accuracy of ±5% or ±2ns, whichever is greater, at 5V and +25°C. The DS1110 reproduces the input logic state at the tap 10 output after a fixed delay as specified by the dash number extension of the part number. The DS1110 is designed to produce both leading- and trailing-edge delays with equal precision. Each tap is capable of driving up to ten 74LS type loads. Dallas Semiconductor can customize standard products to meet special needs.

    Simplified Block Diagram

    DS1110E: Pin Configuration DS1110E: Pin Configuration Zoom icon

    Technical Docs

    Data Sheet 10-Tap Silicon Delay Line Nov 01, 2003

    Support & Training

    Search our knowledge base for answers to your technical questions.

    Filtered Search

    Our dedicated team of Applications Engineers are also available to answer your technical questions. Visit our support portal .