



# SC1905 Hardware Design Guide

## User Guide

*UG6838; Rev 0; 12/18*

### **Abstract**

This document provides PCB design guidelines and circuit-optimization techniques to simplify the hardware integration of the SC1905.

# Table of Contents

1.	Introduction.....	6
1.1.	<b>Scope.....</b>	6
1.2.	<b>Acronyms.....</b>	7
2.	References .....	8
3.	SC1905 Reference Designs.....	9
4.	RF Design with RFPAL SC1905 .....	12
4.1.	<b>RF Signal Path Overview .....</b>	12
4.2.	<b>RF Input (RFIN) Signal.....</b>	12
4.3.	<b>RF Input Path Temperature Dependent Attenuator Option .....</b>	13
4.4.	<b>RF Feedback (RFFB) Signal.....</b>	14
4.5.	<b>RF Output (RFOUT).....</b>	14
4.6.	<b>Matching Network Performance Requirements.....</b>	16
4.7.	<b>Power Measurement Unit (PMU) Recommendations.....</b>	16
4.8.	<b>RF Delay Optimization .....</b>	16
5.	Spurious and Noise Performance.....	17
5.1.	<b>TRACK/FSA Mode.....</b>	17
5.2.	<b>VCO Spurs in Track State.....</b>	19
5.3.	<b>CAL Mode Scanning Spurs.....</b>	20
5.4.	<b>High Speed ADC Voltage References (FLTCAP*) .....</b>	22
6.	PCB Layout Considerations for RFPAL .....	23
6.1.	<b>Floor Planning and Placement Priorities .....</b>	23
6.2.	<b>SMT Component Size Selection .....</b>	23
6.3.	<b>Layer Stack.....</b>	24
6.3.1.	Layer 1: RF and Signals.....	25
6.3.2.	Layer 2: Ground Plane .....	26
6.3.3.	Layer 3: Power Supply Plane.....	27
6.3.4.	Layer 4: Ground Plane and signals .....	27
6.4.	<b>Thermal Relief Pad.....</b>	28
6.5.	<b>PCB Parasitics.....</b>	28
6.6.	<b>Delay Line Solutions .....</b>	29
7.	Power Supplies.....	30
7.1.	<b>Regulator Selection.....</b>	30
7.2.	<b>Supply Decoupling .....</b>	30
7.3.	<b>Supply Power On and Turn Off Timing Sequence.....</b>	31

7.4.	<b>Power Supply Requirements</b> .....	32
7.5.	<b>SC1905 Power Consumption</b> .....	34
8.	Reference Clock.....	35
8.1.	<b>20MHz Resonant Element (using the SC1905 oscillator)</b> .....	35
8.2.	<b>10MHz to 30.72MHz External Clock (slave mode)</b> .....	35
9.	Analog and Digital Input/Output.....	37
9.1.	<b>Analog Signals</b> .....	37
9.1.1.	Bandgap Voltage (BGRES).....	37
9.2.	<b>Digital Signals</b> .....	37
9.2.1.	RESETN.....	37
9.2.2.	WDTEN (Enable Watch Dog Timer).....	37
9.2.3.	STATO (Status Output).....	38
9.2.4.	DGPIN1 (Transmit Enable Input).....	38
9.2.5.	Internal Pullup/Pulldown Information.....	38
9.2.6.	SPI Interface.....	39
9.2.7.	LOADENB.....	39
9.2.8.	Digital Interface Connector.....	39
10.	Multi-SC1905 Applications.....	40
10.1.	<b>SPI interface</b> .....	40
10.2.	<b>Miscellaneous Digital Pins for Multi-SC1905 Applications</b> .....	41
10.3.	<b>Reference Clock for Multi-SC1905 Application</b> .....	42
10.4.	<b>Power Supplies for Multi-SC1905 Applications</b> .....	42
11.	Troubleshooting.....	43
12.	Appendix.....	44
12.1.	<b>GND/VDD Pins</b> .....	44
12.1.1.	*VDD* .....	44
12.1.2.	GND .....	44
12.2.	<b>IO Circuits</b> .....	45
12.2.1.	RFINP/RFINN .....	45
12.2.2.	RFFBP/RFFBN.....	45
12.2.3.	RFOUTP/RFOUTN .....	46
12.2.4.	XTALI/XTALO .....	46
12.2.5.	BGRES .....	47
12.2.6.	Digital Input with pulldown resistor (SCLK, SDI, LOADENB).....	47
12.2.7.	Digital Input with pull up resistor (RESETN, WDTEN, SSN, TXENB) .....	48
12.2.8.	STATO .....	48

<b>12.2.9. SDO</b> .....	49
<b>12.3. SC1905 Pin Voltages</b> .....	50
<b>12.4. Manufacturing Related Information</b> .....	51
13. Revision History.....	52

## List of Tables

Table 1. RF Port BALUN/Matching Network Characteristics.....	16
Table 2. Spur List (TRACK/FSA FW state) at RFOUT Port (except VCO spurs).....	18
Table 3. VCO Spurs at RFOUT port.....	19
Table 4. Scanning Spurs List (CAL firmware state).....	21
Table 5. Power Sequencing Requirements.....	31
Table 6. Power Supply Requirements.....	32
Table 7. Typical Power Consumption for SC1905 (25°C ambient).....	34
Table 8. Typical Power Consumption for SC1905 (-40°C ambient).....	34
Table 9. Internal Pullup/Pulldown Information.....	38
Table 10. Internal Pullup/Pulldown Values.....	38
Table 11. Enpirion regulator part numbers.....	42
Table 12. Troubleshooting tips.....	43
Table 13. SC1905 Approximate Pin Voltages.....	50

## List of Figures

Figure 1. SC1905 integration flow. ....	6
Figure 2. SC1905 reference design block diagram. ....	9
Figure 3. SC1905 reference daughter-board photograph and pin configuration. ....	10
Figure 4. SC1905 reference board and motherboard. ....	11
Figure 5. System block diagram. ....	12
Figure 6. Balun + differential matching network. ....	13
Figure 7. NTC attenuator in the RF input path. ....	13
Figure 8. RFOUT BALUN, matching network and decoupling. ....	15
Figure 9. SC1905 spurious content (TRACK/FSA mode). ....	17
Figure 10. SC1905 spurious content (CAL mode). ....	20
Figure 11. ADC decoupling capacitors. ....	22
Figure 12. SC1905 reference board floor plan. ....	23
Figure 13. PCB fabrication layer stack. ....	24
Figure 14. Via array under SC1905 ground paddle. ....	25
Figure 15. Ground plane recommendations. ....	26
Figure 16. Layer 3, power supply distribution. ....	27
Figure 17. PCB fabrication layer stack. ....	28
Figure 18. VDD18 and VDD33 power-on timing sequence. ....	31
Figure 19. 5V to 3.3V switching regulator. ....	32
Figure 20. 5V to 1.8V switching regulator used in the SC1905 EV kit. ....	33
Figure 21. External clock diagram. ....	36
Figure 22. External bias circuit using the SC1905 bandgap voltage. ....	37
Figure 23. Host SPI connection for multiple SC1905 applications. ....	40
Figure 24. Interface connector for firmware upload and development. ....	41
Figure 25. External clock diagram for multiple SC1905 applications. ....	42

# 1. Introduction

## 1.1. Scope

This document provides PCB design guidelines and circuit optimization techniques to enable the designer to implement successful, right-the-first-time SC1905 hardware integration. This ensures fast and trouble-free circuit optimization, using the same techniques used for the SC1905 reference design, which has been thoroughly validated over the SC1905 data sheet limits to achieve optimum performance.

The first sections of this document describe the SC1905 reference design (see section 3).

The remaining sections are organized to address all design/layout topics in order of priority. The designer should follow the flow described below to ensure optimum integration:




Figure 1. SC1905 integration flow.

## 1.2. Acronyms

Acronyms	Description
ACLR	Adjacent Channel Leakage Ratio
ACPR	Adjacent Channel Power Ratio
ADC	Analog-to-Digital Converter
AGC	Automatic Gain Control
BALUN	Balanced to Unbalanced
CAL	FW mode: Calibration
CW	Continuous Wave
DAC	Digital-to-Analog Converter
DB	Daughter Board
EEPROM	Electrically Erasable, Programmable, Read-Only Memory
EM	Electromagnetic
ESR	Equivalent Series Resistance
EVB	Evaluation Board
EVK	Evaluation Kit (Includes EVB, Layout, GUI, BOM)
FSA	FW mode: Full Speed Adaptation
FW	Firmware
GPIO	General Purpose Input/Output
GUI	Graphic User Interface (Software to operate RFPAL)
LO	Local Oscillator
MB	Motherboard
NTC	Negative Temperature Compensation
PMU	Power Measurement Unit (accurate power detector)
POR	Power-On-Reset
PVT	Process, Voltage and Temperature
RF	Radio Frequency
RFFB	RF Feedback
RFIN	RF Input
RFOUT	RF Output
RFPAL	RF PA Linearizer
SPI	Serial Peripheral Interface
SSN	SPI Slave Select Enable
XTAL	Crystal
WDT	Watch Dog Timer

## 2. References

- [1] SC1905 Data Sheet
- [2] Anaren 2ns RF Delay (XDL15-2-020S) Data Sheet
- [3] Anaren 3ns RF Delay (XDL15-3-030S) Data Sheet
- [4] Enpirion Regulator EP5358 Data Sheet
- [5] Recommended reflow profile for Pb-Free Solder Paste
- [6] SC1905 SPI Programming Guide
- [7] SC1905 Release Notes






Figure 3. SC1905 reference daughter board photograph and pin configuration.

**IMPORTANT:**

- a. Although not represented in Figure 3, it is highly recommended to use a connector to upgrade firmware with the GUI during the system integration and SPI interface bring up. This connector must have the following signals: SDI, SDO, SSN, SCLK, RESETN, WDTEN, GND, and LOADENB.
- b. WDTEN (Watchdog Timer Enable) signal should be connected to the host to enable the timer during the firmware development phase.
- c. The STATO signal is optional and is used for alarms in future FWs. It is recommended to connect it to the host for forward compatibility.




Figure 4. SC1905 reference board and motherboard.

The SC1905 Reference Daughter Board (DB) is mounted on a larger motherboard (MB) which includes DC and RF connectors and supply voltage regulators (**Figure 4**).

## 4. RF Design with RFPAL SC1905

This section provides help with the selection of RF components, physical placement and optimization of the power levels into the SC1905. It also helps to minimize spurs from entering the critical RF signal path as well as reducing coupling to other circuits.

### 4.1. RF Signal Path Overview

The following diagram depicts the RF signal path, typical average power levels and losses. The configuration illustrated in **Figure 5** utilizes directional couplers to sample the input signal (RFIN) and to inject the pre-distortion signal from SC1905 into the through path. Both Input and Output couplers should exhibit a minimum of 15dB directivity over the operating frequency band to avoid leaking of the predistorted signal back into RFIN.




Figure 5. System block diagram.

### 4.2. RF Input (RFIN) Signal

This signal enters the SC1905 on pins 19 and 20 which are respectively labeled “RFINP” and “RFINN.” The SC1905 generates a DC voltage at these pins hence the center tap of the BALUN secondary must be AC coupled. The signal return pins, 18 and 21, should be connected directly to the PCB ground area underneath the SC1905 (ground paddle, pin 65) for proper RF grounding. The RFIN matching network specification is provided in section 4.6

We recommend placing the BALUN as close as possible to the SC1905 and designing the matching network with short symmetrical traces to avoid increasing capacitance and coupling to other circuits. High-parasitic capacitance due to long trace complicates the design of a broadband matching network (i.e., BW > 10% of RF). It is critical to layout a fully differential matching network to obtain good balance between the positive and negative inputs, improve common-mode signal rejection and coupling from other circuits. An example of fully differential matching network with low parasitics is illustrated in **Figure 6**.




Figure 6. Balun + differential matching network.

The S-Parameter files of RF ports can be found in the Hardware Design Kit. Reference the application circuit schematics for details regarding the matching topology and component values.

### 4.3. RF Input Path Temperature Dependent Attenuator Option

Due to temperature dependence of the power-amplifier gain RFIN coupled power might also change with temperature. RFIN power must be kept within acceptable limits for optimum predistortion performance. One way to minimize variation of RFIN level is to include an NTC (PTC) attenuator between the RFIN coupled port and the RFIN balun (**Figure 7**).

Layout provisions for a resistive pi-attenuators should be included in the design to fine tune the performance across the temperature range. For this purpose, SC1905 Evaluation Boards (EVBs) have an optional pi-attenuator on the RFIN trace.




Figure 7. NTC attenuator in the RF input path.

## 4.4. RF Feedback (RFFB) Signal

The SC1905 uses the RFFB signal to monitor the PA output spectrum and to generate a metric to measure the PA linearity. This signal enters the SC1905 on pins 30 and 31, which are labeled “RFFBP” and “RFFBN,” respectively. The SC1905 generates a DC voltage at these pins. Therefore, the center tap of the BALUN secondary must be AC coupled. The signal-return pins, 29 and 32, should be connected to the PCB ground area underneath the SC1905 ground pad (pin 65) for proper RF grounding. The specifications for the RFFB matching section can be found in section 4.6. Identical recommendations apply to the RFFB matching network, as described in the RFIN section.

### **IMPORTANT:**

- a. *Spurious signals at the RFFB input can limit correction performance. Close-in (within 100MHz of the center frequency), the spurious/noise level due to external noisy circuits (i.e., not the SC1905) must be 10dB below the final correction. For example, if the ACLR requirement is -53dBc, the spurious level must be -63dBc.*
- b. *It is critical to keep a flat gain response between the PA output and the RFFB IC input (< 1dB flatness over 3 times the signal bandwidth). Note that this requirement does not apply to the PA and the Group Delay of the RFFB path is not critical.*
- c. *In some systems, if the spurious/noise level outside the correction bandwidth is large, performance can be increased by adding a band-pass filter at the RFFB input just before the BALUN. The band-pass filter bandwidth must be large enough to pass the PA nonlinearities and meet the < 1dB flatness over three times the signal bandwidth. For example, PAs with large 2<sup>nd</sup> order harmonic (> -30dBc) can cause performance degradation. Low-cost handset SAW filters are good candidates for this filter.*

## 4.5. RF Output (RFOUT)

The SC1905 RFOUT correction signal is added to the through path using the RFOUT directional coupler to form the predistortion signal. This signal exits the SC1905 on pins 8 and 9, which are labeled “RFOUTP” and “RFOUTN,” respectively. The signal return pins 7 and 10 should be connected to the PCB ground area underneath the SC1905 (ground paddle, pin 65) for proper RF grounding. The RFOUTP and RFOUTN pins are open-drain differential outputs. The drains are connected to the 1.8V power supply using the matching network and the BALUN secondary center tap. The specifications for the RFOUT matching section can be found in section 4.6.

**IMPORTANT:** *The RFOUT bandwidth is > 3x larger than the RFIN signal since it contains the RFIN signal and the predistortion signal.*

2-port S-parameters of the SC1905 package pins are available for design in the Hardware Design Package. Refer to the application circuit schematic for details regarding matching topology and component values.

Note: There is a leakage path from RFOUT back to RFIN due to the finite directivity of the two directional couplers. This can adversely impact the signal purity of the “Reference” RFIN degrading linearization performance. Proper selection or design of the two directional couplers can be satisfactory as long as the directivity of each coupler is at least 15dB.

Matching network: It is recommended to place the BALUN as close as possible to the SC1905 and connecting the matching with very short symmetrical traces to avoid increasing capacitance and coupling to other circuits. High-parasitic capacitance due to long trace complicates the task of designing a broadband-matching network. It is critical to layout a fully differential matching network to obtain good balance between the positive and negative inputs, and to improve common-mode signal rejection and coupling from other circuits. An example of a fully differential matching network with low parasitics is illustrated in **Figure 8**.

**IMPORTANT:**

- a. The BALUN secondary center tap must be filtered to avoid supply noise leakage into the RFOUT port. We recommend using a ferrite bead in a  $\pi$  network configuration for optimum decoupling. It is especially important to filter out frequencies at the RFIN signal frequency.
- b. The RFOUT matching network must be DC coupled since the BALUN secondary provides the DC path to the power supply.
- c. When selecting the ferrite bead, beware of the DC resistance since a 60mA current (max) flows across the BALUN center tap (coming from the SC1905). The DC voltage at pins 8 and 9 must meet the data sheet AVDD18 supply limits. The ferrite bead must meet the DC-current rating specification of 60mA.




Figure 8. RFOUT BALUN, matching network and decoupling.

For improved filtering, the capacitor C26 (Figure 8) can be replaced by an inductor and capacitor in series to ground. The  $L_{FILT}C_{FILT}$  combination should resonate at the center of the frequency band ( $f_{RF}$ ). The values of  $L_{FILT}$  and  $C_{FILT}$  are given by:

$$f_{RF} = \frac{1}{2\pi \cdot \sqrt{L_{FILT} \times C_{FILT}}}$$

**IMPORTANT:**

- a. Do not share coupler 50 $\Omega$  termination or BALUN ground vias with other circuitry. These vias should be connected directly to the ground plane with a very short trace to avoid coupling to other circuits.
- b. Both the RFINP/RFINN and RFFBP/RFFBN differential ports are DC coupled inside the SC1905. Therefore, the BALUN center tap must be AC coupled.

## 4.6. Matching Network Performance Requirements

Although the hardware design guide provides values for RFIN, RFOUT, and RFFB ports, matching components, different substrate material, layer stack, and component choices require circuit tuning in order to optimize the return loss and obtain optimum power transfer. A single-stage matching network can achieve the flatness performance over the frequency range defined.

In case the operating frequency range needs to be increased beyond 15% of the RF center frequency, a 2-stage match should be used (at the cost of increased insertion loss).

The table below summarizes matching performance requirements for RF ports:

**Table 1. RF Port BALUN/Matching Network Characteristics**

Port	Return Loss (dB)	Return Loss BW <sup>1</sup> (MHz)	Insertion Loss (dB)	Group Delay Variation (ns)
RFIN	< -15	OBW	< -1.5	< 0.6 <sup>2</sup>
RFOUT	< -12	OBW + 6 x EBW	< -1.5	< 0.6 <sup>2</sup>
RFFB	< -15	OBW + 6 x EBW	< -1.5	NA

1. Example: OBW = Operating Bandwidth (i.e., 2100MHz to 2200MHz, or 100MHz). EBW = Envelop Bandwidth of the signal (i.e., for a 4-carrier WCDMA signal, 4x 5MHz, or ~20MHz). Total Required Return Loss Bandwidth: OBW + 6x EBW (i.e., 100MHz + 120MHz or 220MHz).
2. Over a 200MHz Bandwidth and the Group Delay variation must be less than or equal to 10° at 3GHz.

## 4.7. Power Measurement Unit (PMU) Recommendations

The SC1905 offers optional accurate power detection for the RFIN and RFFB signals. In case these applications are used, it is recommended to pay special attention to the temperature variations of the RF components to ensure that the temperature slope of RFIN and RFFB power levels do not vary across component batches. Minimizing variation of RFIN and RFFB levels with Temperature and Frequency is critical to achieve greater power-detector accuracy.

## 4.8. RF Delay Optimization

The RF delay is used to synchronize the SC1905 predistortion processing delay with the through-pass RF signal. In effect, the external (through-pass) delay must be close to the SC1905 memory polynomial average delay to fully take advantage of the integrated memory-effect compensation.

For most wideband Doherty PAs and class-AB PAs, the optimal delay is approximately 2ns, but we encourage experimentation with this value for each new PA design and after any PA tuning.

We recommend the following delay lines that are available from Anaren:

- XDL15-2-020S by Anaren (2ns) [2]
- XDL15-3-030S by Anaren (3ns) [3]

## 5. Spurious and Noise Performance

When designed according to the guidelines of this document, the SC1905 provides excellent correction performance with low spurious and noise levels. This section describes the SC1905's RFOUT spurious/noise content and how to improve it.

Depending on the FW state (CAL, TRACK/FSA), correction signal power and frequency band of operation, the frequency and power of the spurs vary. For most spurs, their level increases with correction power. For example, a PA with -25dBc uncorrected ACLR is more prone to spur/noise than a -30dBc uncorrected ACLR.

### 5.1. TRACK/FSA Mode

The spurs in TRACK/FSA mode are described in **Figure 9**. **Table 2** and **Table 3** list the frequency and power levels of these spurs for RFOUT correction power of minimum -20dBm.




Figure 9. SC1905 spurious content (TRACK/FSA mode).

**IMPORTANT:** For most systems, these spurs are NOT a problem since they are filtered out by the PA band pass action and the duplexer/filters.

**Table 2. Spur List (TRACK/FSA FW state) at RFOUT Port (except VCO spurs)**

Spur type	Symbol	Frequency	Source(s)	Level <sup>1</sup>	Ways to reduce spurs/noise level
Low frequency spurs <sup>2</sup>	$f_{LF}$	< 1000MHz	Direct digital noise leakage/coupling from SC1905 internal circuitry/supplies to RFOUT	< -55dBm	<ul style="list-style-type: none"> <li>Decrease DVDD18 voltage (while meeting SC1905 data sheet limits).</li> <li>Optimize 48, 55, 59 and 64 supply decoupling (see section 7.2).</li> <li>Optimize RFOUT differential output balance and optimize BALUN center tap decoupling (see section 4.5).</li> <li>Some of these spurs can be moved in frequency.</li> </ul>
			Direct ADC clock leakage from SC1905 internal circuitry/supplies to RFOUT	< -55dBm	<ul style="list-style-type: none"> <li>Decrease AVDD18 voltage (must meet SC1905 data sheet limits).</li> <li>Optimize supply decoupling network at pins 35, 36, 41 and 42 (see section 7.2).</li> <li>Place ADC decoupling capacitors as close as possible to pins 33, 34, 37, 38, 39, 40, 43, 44 to reduce capacitive and EM coupling.</li> <li>Optimize RFOUT differential output balance and optimize BALUN center tap decoupling (see section 4.5).</li> </ul>
			Switching regulator noise leakage	< -55dBm	<ul style="list-style-type: none"> <li>Move switching regulator away from RFOUT output to reduce capacitive and electromagnetic (EM) coupling.</li> </ul>
LO leakage (due to SC1905)	$f_{LO}$	Center of the RF signal $\pm 0.5$ MHz	SC1905 LO generation circuit coupling to RFOUT	< -65dBm	<ul style="list-style-type: none"> <li>No fix, due to internal circuitry, typically not an issue.</li> </ul>
ADC clock leakage	$f_{LO} - n \cdot f_{ADC}$ , $f_{LO} + n \cdot f_{ADC}$	Center of the RF signal $\pm n \cdot 100$ MHz	SC1905 internal leakage from ADC to baseband correction path. The ADC clock frequency is between 90MHz and 108MHz depending on the LO frequency.	< -70dBm	<ul style="list-style-type: none"> <li>Decrease AVDD18 voltage (must meet SC1905 data sheet limits).</li> <li>Optimize supply decoupling network at pins 35, 36, 41 and 42 (see section 7.2).</li> <li>Place ADC decoupling capacitors as close as possible to pins 33, 34, 37, 38, 39, 40, 43, 44 to reduce capacitive and EM coupling.</li> <li>Optimize RFOUT differential output balance and optimize BALUN center tap decoupling (see section 4.5).</li> </ul>
Transmitter noise and residual IM	$f_{NOISE}$	Out of Band	SC1905 thermal noise and residual correction error		<ul style="list-style-type: none"> <li>If necessary, use filtering at the PA output.</li> </ul>

1. Measured at RFOUT\_BLN output for RFOUT Correction Power = -20dBm  
 2. Typically, low-frequency spurs are not critical; they are filtered out by the PA DC-blocking transfer function and other filtering elements at the PA output (diplexers, etc.). Nonetheless, it is important to check that the low-frequency spurs do not up-convert due to excessive second order distortion in the PA. To confirm this, it is recommended to apply a single CW tone at the RFIN input and measure the PA output spectral content around the wanted signal frequency.

## 5.2. VCO Spurs in Track State

VCO spurs frequency ( $f_{vco}$ ) and level depends on the frequency of the operation. These spurs are measured when RFPAL is in TRACK state. VCO spurs also exist in CAL state as shown in the next section. These spurs can be reduced with a filter in the RFOUT\_BLN path (**Figure 5**). However, one should be careful not to disturb the correction signal.

**Table 3. VCO Spurs at RFOUT port**

	Band	Operation Freq ( $f_{RF}$ in MHz)	$f_{vco}$	Source	Level (dBm)	How to Reduce VCO Spurs?
Internal VCO leakage (RFIN frequency dependent)	04	698 – 1040	$f_{RF} \times 4$	SC1905 Internal VCO coupling to RFOUT	< -35	Appropriate filtering Combiner/Filter/Duplexer in the RFOUT path (Figure 5)
	05	1040 – 2080	$f_{RF} \times 2$		< -35	
	06*	698 – 2700				
	07	1800 – 2700	$f_{RF} \times (4/3)$		< -35	
	08	2700 – 3500	$f_{RF} \times (4/5)$		< -35	
	09	3300 – 3800	$f_{RF} \times (2/3)$		< -40	

\*Band 06 is a stitched band and is a combination of multiple bands. Its spur depends on the underlying band. To reduce the spur generation, it is recommended to limit the minimum and maximum frequency scanning range to the minimum required for the application.

### 5.3. CAL Mode Scanning Spurs

During the CAL Mode, SC1905 searches for input signal by scanning the LO frequency through the band defined by the min and max scanning frequency limits (see SPI command documentation for setting the  $f_{MIN}$  and  $f_{MAX}$  values). During this mode, the internal LO circuit ( $f_{LO}$ ) scans the  $f_{MIN}$  to  $f_{MAX}$  frequency range and leaks small amounts of signal to RFOUT. In addition, other LO-generation circuit spurs are present at the RFOUT such as the secondary LO spur ( $f_{LO2}$ ) and the VCO spur ( $f_{VCO}$ ). The CAL mode spurs are described in **Figure 10** and **Table 4**.




Figure 10. SC1905 spurious content (CAL mode).

**IMPORTANT:** Restricting the  $f_{MIN}$  and  $f_{MAX}$  values to the band of interest is recommended to limit the frequency range of scanning spurs. For example, for the 2100MHz WCDMA band,  $f_{MIN}$  and  $f_{MAX}$  should be set to 2110MHz and 2170MHz, respectively.

**Table 4. Scanning Spurs List (CAL firmware state)**

Spur Type	Band	LO Frequency (MHz)	Source(s)	Level <sup>1</sup> (dBm)
LO Leakage (f <sub>LO</sub> ) leakage (band dependent)	04	698 – 1040	SC1905 LO generation circuit coupling to RFOUT	< -75
	05	1040 – 2080		< -35
	06 <sup>2</sup>	698 – 2700		
	07	1800 – 2700		< -50
	08	2700 – 3500		< -35
	09	3300 – 3800		
VCO leakage f <sub>VCO</sub> (band dependent)	04	f <sub>MIN</sub> × 4 to f <sub>MAX</sub> × 4	SC1905 VCO coupling to RFOUT	< -70
	05	f <sub>MIN</sub> × 2 to f <sub>MAX</sub> × 2		< -35
	06 <sup>2</sup>			
	07	f <sub>MIN</sub> × (4/3) to f <sub>MAX</sub> × (4/3)		< -35
	08	f <sub>MIN</sub> × (4/5) to f <sub>MAX</sub> × (4/5)		< -35
	09	f <sub>MIN</sub> × (2/3) to f <sub>MAX</sub> × (2/3)		< -40
	All	All		< -70
Secondary LO Leakage			SC1905 LO generation circuit coupling to RFOUT	

1. Measured at RFOUT\_BLN output.

2. Band 06 is a stitched band and is a combination of multiple bands. Its spurs depend on the underlying band. To reduce the spur generation, it is recommended to limit the min and max frequency-scanning range to the minimum required for the application.

## 5.4. High Speed ADC Voltage References (FLTCAP\*)

The internal high-speed ADC's bias lines are externally decoupled (FLTCAP0P, FLTCAP0N, FLTCAP1P, FLTCAP1N, FLTCAP2P, FLTCAP2N, FLTCAP3P, FLTCAP3N).




Figure 11. ADC decoupling capacitors.

**IMPORTANT:** The ADC-bias decoupling capacitors must be close to the SC1905 since they filter out a noisy 100MHz switching signal. This prevents long lines from coupling noise and spurs to other circuits.

## 6. PCB Layout Considerations for RFPAL

### 6.1. Floor Planning and Placement Priorities

Before laying out the board, it is important to create a good floor plan with optimum tradeoffs for best correction performance and lowest spurious emissions. The following guidelines are in priority order:

1. Priority 1: Select layer stack.
2. Priority 2: Design RF traces, select/place critical RF components and optimize power levels (RFIN, RFFB, coefficient levels). Place the RFPAL circuitry close to the input of the PA module to minimize trace lengths for RFIN and RFOUT and Thru (Delay) Path. See section 4
3. Priority 3: Place power supplies, decoupling and select regulators. See section 7.
4. Priority 4: Select/place the clock reference circuit. See section 8.
5. Priority 5: Place noncritical signals (digital control and analog signals, etc.). See section 9




Figure 12. SC1905 reference board floor plan.

### 6.2. SMT Component Size Selection

To support compact designs, the SC1905 was designed with a package lead pitch of 0.5mm. Use of 0402 and 0201 components are ideal for matching networks since they permit very compact and low-parasitic implementations. It is also encouraged to use 0805 BALUNs and directional couplers for the same reasons.

### 6.3. Layer Stack

The SC1905 reference board is built on a four-layer, epoxy fiberglass, fabrication that is constructed with two cores each clad on both sides with 1oz copper. The layer stack-up is shown in **Figure 13**.




Figure 13. PCB fabrication layer stack.

**IMPORTANT:** It is NOT recommended to use a two-layer PCB due to the number of connections and RF traces.

### 6.3.1. Layer 1: RF and Signals

As can be seen in the assembly drawing, the top layer contains the RF, interface, power-supply regulation and analog circuitry. All components are mounted on this layer, which is designed with an FR406 laminate that is 0.014in thick and has a nominal dielectric constant of 4.2. 50Ω-trace width needs to be modified for a different dielectric material.

This dielectric and material thickness are well-suited for RF design between 160MHz and 4200MHz since the 50Ω lines match the 0402 component-landing pad size, hence avoiding discontinuities. Also, the dielectric thickness is large enough to have sufficient trace width to meet 50Ω line impedance, including typical PCB fabrication tolerances.

When possible, surround RF traces and matching networks by ground vias to control the RF return. All RF traces must have a continuous ground plane underneath for impedance control and noise immunity.

**IMPORTANT:** Care should be taken to ensure that no noisy return current paths are routed under or close to sensitive RF circuit blocks.

Under the SC1905 ground paddle and the RF delay line, multiple vias ensure that the total parasitic inductance associated with the vias is minimized by several parallel connections. In addition, distributed vias ensure an even thermal distribution as described in section 6.4. Refer to the Altium layout and Gerber files.




Figure 14. Via array under SC1905 ground paddle.


### 6.3.2. Layer 2: Ground Plane

The second layer is dedicated to the ground plane and fulfills the following functions:

- Provides a controlled impedance to RF signals.
- Provides noise immunity to RF signals.
- Provides a low-impedance return path to all supplies, RF, and digital and analog signals.
- Enhances the thermal spreading of the PCB.

Although this is not a hard rule, there is no ground separation between the DC supply, RF, and analog circuitry. This greatly simplifies the grounding and avoids unknown return paths due to complex grounding schemes. The following recommendation should be followed for the ground-plane design:

- Pay attention to the holes and cutouts in the ground planes. They break up the plane; therefore, cause increases in loop areas (see (a) and (b) in **Figure 15**).
- Avoid buried traces in the ground plane. If they must be used, put them in the signal or power supply plane.
- Breaking up the plane with a row of holes is much better than having a long slot (see (c) and (d) in Figure 15).
- Connect components directly to the ground plane and avoid sharing vias.



(a) Poor: trace cuts ground plane and prevents direct returns

(b) Better: Perimeter trace avoids cutting ground plane. Best solution is not signal trace in ground plane

(c) Poor: slot cuts ground plane and prevents direct returns

(d) Better: via string maintains ground plane continuity

Figure 15. Ground plane recommendations.

### 6.3.3. Layer 3: Power Supply Plane

Layer 3 is the power plane that distributes the 1.8V and 3.3V to the SC1905. Ground is placed under the RF-delay area. Priority is given to the 1.8V supply since it provides power to the RF blocks and it consumes more DC power than the 3.3V supply. Two dedicated 1.8V filtered supplies are used for the digital and ADC's power supplies as shown in **Figure 16**.




Figure 16. Layer 3, power supply distribution.

The dielectric between layer 2 and 3 is fabricated with an epoxy fiberglass material that is approximately 0.014in thick. The dielectric material is not critical as this layer is primarily used for DC-power distribution.

### 6.3.4. Layer 4: Ground Plane and signals

This layer is used to route noncritical low-frequency analog and digital signals. In addition to signal routing, a large portion of this layer is dedicated to grounding for thermal relief and low-impedance grounding, so this board can be soldered to a motherboard through a low-impedance connection.

SC1905 reference board can be soldered onto a PCB. In this case, it is important to place a solder mask over the signals to avoid shorts to the PCB. Refer to the Altium layout and Gerber files.

## 6.4. Thermal Relief Pad

The thermal relief pad under the SC1905 provides both thermal relief and a solid ground reference to the chip. This pad should be ideally connected to a component side ground connection which in turn is connected to the main ground plane layer by multiple vias. **Figure 14** illustrates the multiple via (or “well stitched”) connection of the thermal relief pad to the main (inner) ground layer.

The SC1905 is guaranteed to work up to 100°C case temperature. Case temperature is the temperature at the ground paddle, as described in **Figure 17**.




Figure 17. PCB fabrication layer stack.

## 6.5. PCB Parasitics

An area that is often overlooked during PCB layout is the electrical characteristics of the PCB material itself, component traces and vias. The electrical characteristics of the PCB used to physically mount and connect the circuit components in a high frequency RF product can have a significant impact on the performance of that product.

At RF it can be seen that a long signal trace has inductance associated with it, while a pad over an area of ground plane or power plane has an associated capacitance. As a result, we recommend using short traces for non-50Ω RF traces (from the BALUN to the RF match and to the IC inputs) to reduce capacitive loading and avoid coupling to other circuits.

An often-overlooked PCB parasitic component is the via, used to connect one PCB layer to another. Typically for a 1.6mm thickness PCB material, a single via can add 1.2nH of inductance and 0.5pF of capacitance, depending upon the via dimensions and PCB dielectric material.

## 6.6. Delay Line Solutions

We recommend the following delay lines that are now widely available:

1. XDL15-2-020S (2.2ns delay line) by Anaren.
2. XDL15-3-030S (3ns delay line) by Anaren

The XDL15-3-030S footprint is used in the SC1905 EV kit and can be used with either Anaren delay line, unlike the XDL15-2-020S which cannot.

***IMPORTANT:*** *To preserve the flexibility to use either delay line, it is recommended to use the XDL15-3-030S footprint.*

## 7. Power Supplies

The SC1905 has been designed to support linear regulators as well as switching regulators. It is recommended to use switching regulators for better efficiency and reduce overall system power consumption.

This section describes how to:

- Properly size the regulators and supply feeds.
- Design adequate supply noise/ripple.
- Decouple the supply lines.
- Sequence the power supplies.

### 7.1. Regulator Selection

The supply regulator must support the SC1905 peak current load as well as provide low ripple and noise as described in section 7.4. The maximum SC1905 peak current is provided in the SC1905 data sheet [1].

Power-supply trace widths must be large enough to minimize resistive losses. Special care must be taken with pins: 35, 36, 41, 42, 48, 55, and 64, which draw higher current than others. Section 12.3 provides typical pin currents when using firmware 4.1

Star connection is recommended for best current distribution and noise filtering for the following supply groups:

- 35, 36, 41, 42—see section 7.2 for decoupling recommendations.
- 48, 55, 59, 64—see section 7.2 for decoupling recommendations.

**IMPORTANT:** Pins 35, 36, 41 and 42 have significant digital switching activity and must NOT be shared with other power supplies. The same comment applies to pins 48, 55, 59 and 64.

### 7.2. Supply Decoupling

Minimize current loops on PCB layouts by decoupling as close to the port being decoupled to ground as possible. Try and avoid capacitive coupling by ensuring that each circuit block or port has its own decoupling capacitor. Ensure that each decoupling capacitor has its own via connection to ground. As a rule of thumb, components should not share vias.

It is recommended that all associated supply decoupling capacitors be mounted as close as possible to SC1905 power supply pins for the following reasons:

- Provide efficient supply decoupling and reduce trace inductance.
- Reduce the risk of polluting other circuits due to capacitive or electromagnetic coupling.

In addition to the decoupling capacitors, ferrite beads on selected supply lines are required. The ferrite beads are used to isolate digital noise generated by the SC1905. It is important to select a ferrite bead that does not introduce a large voltage drop to respective SC1905 supply pins. See the application circuit Bill of Materials for recommended ferrite bead part numbers. Recommendations:

1. Each of the power supply pins 4, 5, 17, 22, 47 and 58 should have a 1000pF decoupling capacitor connected to the ground plane. Close placement of these 1000pF decoupling capacitors to the corresponding pins is recommended.
2. Pin 11 and 12 can share a 1000pF decoupling capacitor connected to the ground plane.
3. Pin 23 and 28 can share a 1000pF decoupling capacitor connected to the ground plane.
4. One ferrite bead (MURATA BLM18AG121SN1D, 120Ω 500MA 0603), 1000pF decoupling capacitor and a 2.2μF capacitor are required going into DVDD18 pins 48, 55, 59 and 64.
5. One ferrite bead (MURATA BLM18AG121SN1D, 120Ω 500MA 0603), 1000pF decoupling capacitor and a 2.2μF capacitor are required going into AVDD18 pins 35, 36, 41 and 42.
6. One ferrite bead (MURATA BLM18AG471SN1D, 470Ω 500MA 0603) is required on pin 2 of the RFOUT BALUN with a capacitor to ground. An alternate ferrite bead (BLMBD471SN1) can be used.

### 7.3. Supply Power On and Turn Off Timing Sequence

In the SC1905 reference design, a delay between the VDD18 and VDD33 supplies has been designed into the EV kit. This delay is required to ensure that the VDD33 IO supply is settled before the VDD18 is powered on. As a result, the VDD18 digital core is reset (with an internal Power-On Circuit when all the digital IOs are quiet and the EEPROM supply is stable. Refer to **Figure 18** and **Table 5** for the timing requirements. There is no requirement on the power-off sequence.

**Table 5. Power Sequencing Requirements**

PARAMETER	SYMBOL	VALUE	UNITS
VDD33 Ramping Time (10% to 90%)	$T_{3.3}$	> 10	$\mu\text{s}$
VDD18 Ramping Time (10% to 90%)	$T_{1.8}$	> 10	$\mu\text{s}$
Delay between VDD33 and VDD18	$T_{\text{DELAY}}$	> 100	$\mu\text{s}$




Figure 18. VDD18 and VDD33 power-on timing sequence.

**IMPORTANT:** The VDD18 and VDD33 power supplies must be powered sequentially if no external reset is applied. Refer to Figure 18 and Table 5 for the timing requirements.

It is possible to avoid power supply sequencing. In that case, the RESETN signal is held low at least  $100\mu\text{s}$  after the last supply voltage stabilizes to 90% of its final value. The RESETN pulse must be held low for at least  $1\mu\text{s}$ .

## 7.4. Power Supply Requirements

Table 6. Power Supply Requirements

Parameter	Description	Min.	Typ.	Max.	Unit
VDD33_v	AVDD33 or DVDD33 Supply Voltage at IC pin	$3.1 + 0.5 \times \text{VDD33\_ripple\_pkpk}$	3.3	$3.5 - 0.5 \times \text{VDD33\_ripple\_pkpk}$	V
VDD18_v	AVDD18 or DVDD18 Supply Voltage at IC pin	$1.75 + 0.5 \times \text{VDD18\_ripple\_pkpk}$	1.85	$1.95 - 0.5 \times \text{VDD18\_ripple\_pkpk}$	V
VDD33_ipk	3.3V Supply Peak Current (across PVT), when using the supply decoupling used in the SC1905 Reference Boards	-	-	120	mA
VDD18_ipk	1.8V Supply Peak Current (across PVT), when using the supply decoupling used in the SC1905 Reference Boards	-	-	1100	mA
VDD33_ripple_pkpk	Peak-to-peak 3.3V Supply Ripple from 10kHz to 5MHz	-	-	30	mV (pk-pk)
VDD18_ripple_pkpk	Peak-to-peak 1.8V Supply Ripple from 10kHz to 5MHz	-	-	30	mV (pk-pk)

**IMPORTANT:** It is critical that the VDD18\_v voltage does not drop below 1.7V for all operating conditions at the SC1905 pins. We recommend setting the VDD18\_v to 1.85V despite any PCB losses and regulator drift.

If step-down voltage conversion is needed, it is acceptable to use a switching regulator operating at approximately 4MHz. While this requires special attention in the design of the power-supply filters, this is a tractable problem given the 4MHz switching frequency and these regulators offer attractive efficiencies of 70% to 95% depending upon the regulator and the load. The Enpirion regulators shown in **Figure 19** and **Figure 20** are each capable of providing 1A of current at their respective voltages.




Figure 19. 5V to 3.3V switching regulator.




Figure 20. 5V to 1.8V switching regulator used in the SC1905 EV kit.

**IMPORTANT:** A 1.85V supply is recommended (see Table 6).

Minimize current loops on PCB layouts by decoupling as close to the port being decoupled to ground as possible. Try and avoid capacitive coupling by ensuring that each circuit block or port has its own decoupling capacitor. Ensure that each decoupling capacitor has its own via connection to ground. As a rule of thumb, components should not share vias.

## 7.5. SC1905 Power Consumption

**IMPORTANT:** The power supplies current provided in this section as typical only. See **Table 6** for the regulator requirements.

**Table 7. Typical Power Consumption for SC1905 (25°C ambient)**

CONDITION	1.85V CURRENT (mA)		3.3V CURRENT (mA)		TOTAL POWER (mW)	
	PEAK	RMS	PEAK	RMS	PEAK	RMS
FSA/Track 20MHz	880	596	103	74	1967.9	1346.8
FSA/Track 100MHz	936	607	102	74	2071.5	1367.15

**Table 8. Typical Power Consumption for SC1905 (-40°C ambient)**

CONDITION	1.95V CURRENT (mA)		3.5V CURRENT (mA)		TOTAL POWER (mW)	
	PEAK	RMS	PEAK	RMS	PEAK	RMS
FSA/Track 20MHz	896	603	105	76	1959	1336
FSA/Track 100MHz	960	624	105	76	2075	1374

## 8. Reference Clock

Either a crystal resonator or external clock is required to generate an accurate reference. If a crystal oscillator is used, its frequency must be 20MHz. If an external clock is used, the system accepts various reference frequencies (MHz): 10, 13, 15.36, 19.2, 20, 26 and 30.72.

### 8.1. 20MHz Resonant Element (using the SC1905 oscillator)

The resonator element frequency must be 20MHz with the following characteristics:

- Tolerance < 250ppm
- Drift < 100ppm over temperature range and aging

When a crystal resonator is used, it should be connected across pins 45 “XTALI” and 46 “XTALO” with capacitors to ground. See the SC1905 reference circuit schematic for details.

To guarantee startup of oscillation, a crystal with ESR < 50Ω and load capacitance to ground at < 12pF is required.

**IMPORTANT:** Although the SC1905 is rated for -40°C to +100°C case temperature, many crystals are not routinely rated for an operating temperature range of -40°C to +100°C.

### 8.2. 10MHz to 30.72MHz External Clock (slave mode)

In slave mode, the system accepts various reference frequencies (MHz): 10, 13, 15.36, 19.2, 20, 26 and 30.72. The external source must meet the following requirements:

- Tolerance < 250ppm
- Drift < 100ppm over temperature range and aging

**IMPORTANT:** Selecting an external reference clock frequency other than 20MHz requires programming the SC1905 EEPROM through the SPI bus. See SC1905 SPI Programming Guide [6].

For an external clock (sine and square waves are supported), the clock signal must be AC coupled (DC is set by the SC1905) to the “XTALI” pin. The amplitude must be between 0.5V<sub>PK-PK</sub> and 1.5V<sub>PK-PK</sub> at the pin and phase noise must be better than -130dBc/Hz at 100kHz offset.

If only 3.3V logic levels are available in the system, an appropriate level shifter must be utilized. We recommend an AC-coupled voltage-divider as shown in **Figure 21**. R1 and R2 values need to be adjusted based on the clock source voltage level as described below:

$$V_{pkpk}(XTALI) = \frac{R2}{R1 + R2} \cdot V_{pkpk}(EXTCLK)$$

Example: if the clock buffer has a 3.3V<sub>PK-PK</sub> output (EXTCLK), then if R1 = 1kΩ, R2 = 560Ω, V<sub>PK-PK</sub>(XTALI) ~ 1.2V<sub>PK-PK</sub>. C1 = 47pF. The clock buffer must have a low-output impedance (or high-current drive) so that Z<sub>OUT</sub> < (R1 + R2) / 10.




Figure 21. External clock diagram.

**IMPORTANT:**

- a. Pin 46 (XTALO) must not be connected when an external clock is utilized.
- b. Ensure that the clock at XTALI has clean edges (no ringing or spurious transitions)
- c. In case a square wave is used, the duty cycle must be between 45% and 55%

## 9. Analog and Digital Input/Output

### 9.1. Analog Signals

#### 9.1.1. Bandgap Voltage (BGRES)

The SC1905 uses an internal bandgap circuit to generate a bias reference that feeds all the internal circuits. The external band gap resistor must be placed very close to pin 16 and connect directly to the ground paddle (do not share ground with other circuits). This minimizes coupling from other circuits. The bandgap voltage is provided in the SC1905 data sheet [1].

The bandgap resistor must be 12.4k $\Omega$ , 1% tolerance and temperature stable to 100ppm/ $^{\circ}$ C.

This bandgap voltage at pin 16 can be reused to bias other circuits in the system. In that case, the bandgap voltage must be isolated from the other circuits as follows:




Figure 22. External bias circuit using the SC1905 bandgap voltage.

### 9.2. Digital Signals

An SC1905 IBIS model is available on the Maxim website.

#### 9.2.1. RESETN

It is required that RESETN, pin 49, be connected to a host processor through a GPIO connection or use a 1 $\mu$ F capacitor connected between pin 49 and ground. The RESETN pin is internally pulled up to DVDD33 through an integrated resistor (**Table 10**). The RESETN (active low) signal must be kept low for at least 100 $\mu$ s after the last supply is ramped to at least 90% of its final level or it can be pulsed (from high-to-low and kept there for at least 1 $\mu$ s and then back to high). When this signal is low, the SC1905 is in reset mode. When the signal goes high, the SC1905 begins to boot up and completes this process in approximately 1s to 3s (depending on firmware version). After the boot-up process, SC1905 starts adapting toward optimal linearization.

Implementing a GPIO connection to pin 49, RESETN, allows the host processor to remotely reset SC1905 if a reinitialization is required.

#### 9.2.2. WDTEN (Enable Watch Dog Timer)

The SC1905 has an internal watchdog timer to reboot the system in case the FW crashes. It is recommended to connect this pin to the host for future use. Otherwise, it should be left floating since this pin has an internal pullup resistor.

### 9.2.3. STATO (Status Output)

Pin 57 provides status output from SC1905. The STATO pin is a +3.3V, open-drain output with an internal pullup resistor (Table 10).

### 9.2.4. DGPIN1 (Transmit Enable Input)

DGPIN1, also known as transmit enable input pin 56, (sometimes abbreviated TXEN), is a +3.3V digital logic signal with an internal pullup resistor (Table 10).

### 9.2.5. Internal Pullup/Pulldown Information

**Table 9. Internal Pullup/Pulldown Information**

PIN	NAME	IO	PULL DIRECTION
49	RESETN	Input	Pullup
50	WDTEN	Input	Pullup
51	SCLK	Input	Pulldown
52	SSN	Input	Pullup
53	SDI	Input	Pulldown
54	SDO	Output	None
56	DGPIN1	Input	Pullup
57	STATO	Output	Pullup
60	LOADENB	Input	Pulldown
61	RESERVED0	Input	Pulldown
62	RESERVED1	Input	Pulldown
63	DGPIN0	Input	Pulldown

**Table 10. Internal Pullup/Pulldown Values**

PARAMETER	TYP	UNITS
Internal Pullup	14	k $\Omega$
Internal Pulldown	8.5	k $\Omega$

### 9.2.6. SPI Interface

The SPI bus is comprised of four pins labeled: SCLK, SSN, SDI, and SDO. The SC1905 operates as a slave on this interface, can operate from 50kHz up to 4MHz, and can share the bus with other slave devices (including multiple SC1905 devices) using distinct slave select signals from the master control (SSN). The SPI bus operates in Mode 0 (CPOL = 0 and CPHA = 0), which means that data is sampled on the rising edge and data is generated on the falling edge of SCLK. The signals use 3.3V digital logic levels and support the following functionality:

- SCLK is an input that should receive a clock signal from the bus master during SPI transactions. The clock should have a 50% duty cycle and can operate from 50kHz up to 4MHz. Internally to the SC1905, the pin is connected to a 50kΩ resistor to ground.
- SSN (Slave Select) is an active-low input that functions as an active-low slave select allowing the host to act as the bus master to enable communications to the SC1905. Internally to the SC1905, the pin is pulled up with an internal resistor (Table 10) to DVDD33.
- SDI is an input that functions to receive addresses, messages/commands, and data values from the host controller. This signal should be wired to the MOSI (master out/slave in) signal from the bus master. Internally to the SC1905, the pin is connected to a 50kΩ resistor to ground.
- SDO is a three-state output when not in transaction. This signal should be wired to the host MISO signal (master in/slave out) signal. This pin does not have an internal pullup or pulldown and must be externally pulled-up by 10kΩ to DVDD33. This pin is capable of driving 12mA. Listed below is the equation for determining the maximum load capacitance for the SDO pin:
  - $C_{MAX}$  (shunt to ground) =  $3.75e-4/f_{SPI}$  (in Farad), where  $f_{SPI}$  is the frequency of the SPI clock (SCLK) in Hz.
    - For example: for  $f_{SPI} = 4\text{MHz}$ , the maximum load capacitance ( $C_{MAX}$ ) to ground is 94pF. The SDO pin capacitance is 2.8pF and must be taken into account when calculating  $C_{MAX}$ .
    - For values greater than  $C_{MAX}$ , a buffer such as the NC7WZ16P6X would be required.

### 9.2.7. LOADENB

In conjunction with the aforementioned SPI interface signals, pin 60 must be utilized when updating SC1905 firmware. Input to the pin utilizes 3.3V logic and contains an internal pulldown resistor (Table 10). If the board or system containing SC1905 has an administrative Host Processor, it is recommended that this LOADENB pin be connected to a GPIO from the host controller. While this signal is "low," the SC1905 is in normal operation. When the LOADENB signal is HIGH, the SC1905 is placed in a mode where the SPI Bus is directly connected to the internal EEPROM. It is recommended that in this mode, the SC1905 be placed in a special continuous reset mode (explained previously). Throughout programming, LOADENB must be a logic level HIGH and at the completion of the programming process the level must transition to a LOW logic level. After the programming has been completed, a hard reset should be initiated by commanding the RESETN input LOW for at least 1us then toggled HIGH through the GPIO connection.

### 9.2.8. Digital Interface Connector

To upload new firmware and debug the operation of SC1905 PA linearizer, a digital connector with 14 pins shown in **Figure 24** is suggested to be included in the final product. Out of these 14 pins, DGPIO0, DGPIO1 and STATO are not used by RFPAL Firmware. WDTEN is recommended for host software development. The other pins are critical for Firmware upload.

**IMPORTANT: ESD protection measures must be included around this connector to avoid any damage to digital pins of the IC.**

## 10. Multi-SC1905 Applications

The SC1905 is well-suited for multiple channel applications such as MIMO or beam forming. A multi-SC1905 application schematic is available.

### 10.1. SPI interface

The SDI, SDO and SCLK signals can be shared amongst several SC1905 (**Figure 23**). One SSN per SC1905 is needed to communicate with a single linearizer. Special care must be taken when connecting long PCB traces at the SDO output since the capacitance ( $C_{LOAD}$ ) increases. Refer to section 9.2.6 to calculate the maximum speed at which the SDO pins can be read (including the parasitic load capacitance  $C_{LOAD}$ ).

The GUI can support only one RFPAL. Therefore, for multi-RFPAL applications it is suggested to include layout provisions for a series 0Ω resistors in the SDO line of each RFPAL as shown in Figure 23 and connect this component only for the SC1905 being tested to avoid any conflict with the inactive SC1905 while working with the GUI.

Also suggested is to include layout provisions for a separate connector for each RFPAL. This 14-pin connector should have pin-out as in **Figure 24** to match the SC1905 evaluation board connectors.




Figure 23. Host SPI connection for multiple SC1905 applications.

WDTEN	1	2	N/C
LOADENB	3	4	STATO
DGPIO1	5	6	RESETN
DGPIO0	7	8	SSN
GND	9	10	SDI
GND	11	12	SDO
GND	13	14	SCLK

Figure 24. Interface connector for firmware upload and development.

**IMPORTANT:**

- a. The SC1905 SDO-pin capacitance is 2.8pF and must be part of the  $C_{LOAD}$  calculation. See section 9.2.6 for the maximum load capacitance calculation.
- b. If an SDO buffer is needed, the buffer must be placed after the point (a) as described in Figure 23.
- c. Refer to the multi-SC1905 SPI protocol in the SPI Programming Guide [6]
- d. If this additional connector cannot be included because of layout restrictions at least test-point pins should be included for debugging if necessary.
- e. DGPIO0 can be connected to GND

## 10.2. Miscellaneous Digital Pins for Multi-SC1905 Applications

- **STATO:** If STATO pin is used for ALARM INDICATOR (section 9.2.3) each STATO pins from SC1905 must be routed separately to the host connector.
- **LOADENB (pin 60):** LOADENB pins can be connected into a single pin of the host interface.
- **RESETN (pin 49):** When RESETN pins are connected together into a single pin of a host interface, all SC1905 devices are reset when these pins are pulled to 0V.
- **WDTEN (pin 50):** WDTEN pin can be connected into a single pin of a host interface.
- **DGPIN1 (TXEB):** TXENB (pin 56) pins can be left disconnected if not used or connected to the host-interface pin separately.

### 10.3. Reference Clock for Multi-SC1905 Application

A single external clock can be used for multi-SC1905 applications as in **Figure 25**.

Refer to section 8.2 for component values.




Figure 25. External clock diagram for multiple SC1905 applications.

### 10.4. Power Supplies for Multi-SC1905 Applications

3.3V and 1.8V regulators can be shared between multiple SC1905 devices as long as the total current requirement is satisfied. **Table 11** lists switching regulators available from one of the vendors to supply multiple RFPALs. Alternatively, linear regulators can be used as well.

**Table 11. Enpirion regulator part numbers**

Regulator Part Number	Maximum Current Load (A)	3.3V Supply	1.8V Supply
EP5358	0.6	OK for 4x3.3V supplies	Not OK
EP5388	0.8	OK for 4x3.3V supplies	Not OK
EP53A8	1.0	OK for 5x3.3V supplies	OK for 1x1.8V supply
EN5311	1.0	OK for 5x3.3V supplies	OK for 1x1.8V supply
EP53F8	1.5	OK for 10x3.3V supplies	OK for 1x1.8V supply
EN5322	2.0	NA	OK for 2x1.8V supplies
EN5339	3.0	NA	OK for 3x1.8V supplies
EN6337	3.0	NA	OK for 3x1.8V supplies
EN6347	4.0	NA	OK for 4x1.8V supplies
EN2340	4.0	NA	OK for 4x1.8V supplies

# 11. Troubleshooting

If your system is not working correctly, reference the troubleshooting tips outlined in **Table 12**.

**Table 12. Troubleshooting tips**


#	Symptom	Recommendations
1	No Correction	Verify 1.8V and 3.3V are present at each of the supply pins and meet the data sheet limits and the ripple/noise requirements as described in section 7.4.
2	No correction, but 3.3V and 1.8V supplies are present at the IC pins.	Verify that the bandgap resistor (12.4kΩ) is installed properly and that the DC voltage on pin 16 is 1.24V ±0.074V. A low-capacitance scope probe (< 10pF) must be used to perform this measurement. Verify that the pin voltages correspond to <b>Table 13</b> .
3	No correction, but 3.3V and 1.8V supplies are present at the IC pins.	Verify the crystal is properly installed. A 1.2 ±0.3V <sub>PK-PK</sub> , sinusoid should be observed on pin 45. A low-capacitance scope probe (< 10pF) must be used to perform this measurement. If the software is <u>not</u> running and 1.8V and 3.3V current consumption is approximately 10mA for each supply. If using the same regulators as SC1905 reference board, the 5V current is approximately 22 ±5mA.
4	No correction. Crystal/resonator is working properly. SC1905 remains in the CAL state (FW state can be determined through the GUI or based on current consumption). See section 7.5 for 1.8V and 3.3V typical current consumptions.	Verify that the couplers, RFIN BALUN and that the RFIN matching components are installed and properly soldered to the PCB. Verify that the RFFB BALUN and RFFB matching components are installed and properly soldered to the PCB.
5	RFIN-power level displayed from GUI is much lower than expected.	Verify that the input power to the coupler is within the recommended operating range (see Figure 5 and SC1905 data sheet). Verify that the couplers, RFIN BALUN and that the RFIN matching components are installed and properly soldered to the PCB.
6	RFFB-power level displayed on GUI is much lower than expected.	Verify input-power level to the RFFB BALUN is correct. Check that RFFB BALUN and that the RFFB matching components are installed and properly soldered to the PCB (see Figure 5 and SC1905 data sheet).
7	RFIN- and RFFB-power level are correct, but there is no correction.	Verify that all the RFOUT components are installed and properly soldered to the PCB.
8	If the board is correcting, but the GUI is not working.	Verify that all SPI signals are present. Measure the SCLK, SSN, SDI, SDO and compare with information/diagrams described in section 0. Verify that GUI version is compatible with the Firmware.
9	If the board is correcting, but spurs are present.	See sections 4.5 and 5.
10	No correction or worse correction performance at low and or high temperatures.	Verify that RFIN and RFFB levels are within the recommended limits across the temperature range as specified in the SC1905 data sheet; Verify that the crystal oscillator (pin 45 and 46) is still running with 1.2V <sub>pp</sub> across the temperature range.
11	Correction is varying across the frequency.	Verify that RFIN and RFFB levels are within the recommended limits across the frequency range as specified in the SC1905 data sheet.
12	Firmware can't be uploaded.	Verify that the crystal oscillator is running.
13	RFPAL registers cannot be accessed by the host.	Verify that the crystal oscillator is running.

# 12. Appendix


## 12.1. GND/VDD Pins

This section describes the SC1905 internal ground and supply circuits.

### 12.1.1. \*VDD\*




### 12.1.2. GND




## 12.2. IO Circuits

This section describes the SC1905 internal input/output circuits.


### 12.2.1. RFINP/RFINN




### 12.2.2. RFFBP/RFFBN




### 12.2.3.RFOUTP/RFOUTN




### 12.2.4.XTALI/XTALO




### 12.2.5.BGRES




### 12.2.6.Digital Input with pulldown resistor (SCLK, SDI, LOADENB)




### 12.2.7. Digital Input with pull up resistor (RESETN, WDTEN, SSN, TXENB)



### 12.2.8. STATO



### 12.2.9.SDO



## 12.3. SC1905 Pin Voltages

**Table 13. SC1905 Approximate Pin Voltages**

Pin number	Pin name	Voltage	Unit	Comment
1	DVDD18	1.8	V	
2	MPGOUT0	0	V	Not Supported
3	MPGOUT1	0	V	Not Supported
4	AVDD18	1.8	V	
5	AVDD33	3.3	V	
6	GND	0	V	
7	GND	0	V	
8	RFOUTP	1.8	V	
9	RFOUTN	1.8	V	
10	GND	0	V	
11	AVDD18	1.8	V	
12	AVDD18	1.8	V	
13	MPGOUT2	0	V	Not Supported
14	MPGOUT3	0	V	Not Supported
15	GND	0	V	
16	BGRES	1.24	V	
17	AVDD33	3.3	V	
18	GND	0	V	
19	RFINP	~1.2	V	
20	RFINN	~1.2	V	
21	GND	0	V	
22	AVDD18	1.8	V	
23	AVDD33	3.3	V	
24	ADCIN0P	input		Not Supported
25	ADCIN0N	input		Not Supported
26	ADCIN1P	input		Not Supported
27	ADCIN1N	input		Not Supported
28	AVDD33	3.3	V	
29	GND	0	V	
30	RFFBP	~0.8	V	
31	RFFBN	~0.8	V	
32	GND	0	V	
33	FLTCAP0P	1.25	V	
34	FLTCAP0N	0.45	V	
35	AVDD18	1.8	V	
36	AVDD18	1.8	V	
37	FLTCAP1P	1.25	V	
38	FLTCAP1N	0.45	V	

Pin number	Pin name	Voltage	Unit	Comment
39	FLTCAP2P	1.25	V	
40	FLTCAP2N	0.45	V	
41	AVDD18	1.8	V	
42	AVDD18	1.8	V	
43	FLTCAP3P	1.25	V	
44	FLTCAP3N	0.45	V	
45	XTALI	~0.6	V	
46	XTALO	~0.35	V	
47	AVDD18	1.8	V	
48	DVDD18	1.8	V	
49	RESETN	3.3	V	
50	WDTEN	3.3	V	
51	SCLK	0	V	
52	SSN	3.3	V	
53	SDI	input		
54	SDO	3.3	V	
55	DVDD18	1.8	V	
56	DGPIN1 (TXENB)	input		
57	STATO	0	V	
58	DVDD33	3.3	V	
59	DVDD18	1.8	V	
60	LOADENB	0	V	
61	RESERVED0	0	V	
62	RESERVED1	0	V	
63	DGPIN0	input		
64	DVDD18	1.8	V	
65	GNDPAD	0	V	

## 12.4. Manufacturing Related Information

All manufacturing related information, solder reflow profile, package footprint and material data sheet can be found in the SC1905 data sheet.

### 13. Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/18	Initial release	—

©2018 by Maxim Integrated Products, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. MAXIM INTEGRATED PRODUCTS, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. MAXIM ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering or registered trademarks of Maxim Integrated Products, Inc. All other product or service names are the property of their respective owners.