Keywords: antenna, RFID antenna, NFC antenna, MAX66300 antenna, antenna for MAX66300, SHA-256, authenticator
The purpose of this application note is to give more information on how to implement an antenna design needed for the MAX66300 NFC/RFID Reader and Authenticator IC.
The MAX66300 analog front-end (AFE) integrates a transmission and reception chain compliant with all the 13.56MHz air interface standards.
In effect, the MAX66300 internal Configuration Word register (Option bits) permits setting the following parameters:
Uplink communication (reader to tag):
Downlink communication (tag to reader):
The different configurations, offered by the reader chip, that the MAX66300 supports:
The reader transmitter of the AFE, as shown in Figure 1, is composed by:
Using option bits 6 and 7, the AFE can support three different topographies to connect to an antenna such as:
Figure 1. Reader transmitter of the analog front-end.
In the configuration of Figure 2, the antenna is directly connected to the reader outputs through a resonant capacitor.
Figure 2. Direct antenna connection of the analog front-end.
For the antenna tuning, it is recommended to follow the example given below:
The ohmic antenna resistance can be found by applying the following formula:
RANT = 5.11Ω
CRES = 115pF
RSER = 20Ω
This resistor is used to limit the current of the reader output stage drivers.
VANT = 20V
To suite the maximum specifications at RFIN inputs, the antenna voltage would have to be divided by nearly a factor of 4.
C1 = 100pF
CDV1 = 15pF
CDV2 = 68pF
In case of a remote antenna configuration, as shown in Figure 3, a matching impedance circuitry is used to adapt the coaxial cable load to the reader output impedance. A Smith chart, as shown in Figure 4, is used to determine the component values of the matching network.
Figure 3. Double parallel output driver of the analog front-end.
As an example:
Bill of Material
|C1||680pF, 0805, NPO technology|
|C2||680pF, 0805, NPO technology|
|C3||820pF, 0805, NPO technology|
|C4||1nF, 0805, NPO technology|
|C5||680pF, 0805, NPO technology|
|C6||560pF, 0805, NPO technology|
|C7||820pF, 0805, NPO technology|
|C8||33pF, 0805, NPO technology|
|L1||180nH, low serial resistance|
|L2||270nH, low serial resistance|
Figure 4. Smith chart.
To adapt from the 3.5Ω output driver resistance to the 50Ω antenna impedance load, six steps are used as shown in the following example:
The proposed hardware structure, for the matching impedance circuitry, generates 90° phase shifting on RFIN2 input (for PM demodulation).
The shunt capacitors of the impedance network form a capacitor divider, used to inject on the reader chip demodulation inputs a voltage for which an amplitude has to be at maximum 5VP-P.
In case of only one output driver used (ANT1), the matching impedance circuitry will have to adapt the 10Ω output resistor to 50Ω using the same concept.
The reception chain, in the analog front-end, is configurable by using option bits 13 to 8. The reception chain block diagram is shown in Figure 5.
Figure 5. Reception chain.
RFIN Demodulation Inputs
RFIN1 and RFIN2 inputs have the same internal structure with the same sensitivity. They are connected to a switch where the state is defined by the option bit 14:
|0||RFIN1 input selected|
|1||RFIN2 input selected|
If one input is not used, it has to be connected to the analog ground through a 10nF capacitor.
The asynchronous detector removes the 13.56MHz carrier and transmits the amplitude modulation to the rest of the reception chain.
A lowpass and highpass filters form the reception chain filtering. It is possible through the chip option bits (bit 8, 9, and 10) to set their corner frequency. This setting depends on the subcarrier used by the tag.
Amplifier - AGC
By option bit 15, the user has the possibility to enable or disable the AGC function. The AGC on/off selection depends mainly on the final application. The amplifier gain could be decreased up to 40dB. In case of a noisy environment, it could be useful to reduce the gain value keeping the same reading performances.
To get the maximum of performances, it is recommended to use the AGC amplifier as follows:
|AGC attack mode selection||16||Attack always|
|AGC decay mode selection||17||Fast decay|
|AGC attack rate||18 to 19||~19dB/µs|
|AGC decay wait||20 to 21||~44µs|
The final stage comparator provides the tag modulation on a system output. This digital signal is used by the internal processing machine to read the data sent by the tag.
This application note provides the equations and basic design philosophy for antenna design with the MAX66300.