DS2151, DS2153 Interfacing to the PEB20320

Abstract: Application Note 312 provides a logical diagram of the interface of the Dallas Semiconductor/Maxim DS2151 T1 single chip transceiver (SCT) and DS2153 E1 SCT to the Siemens PEB20320.


  1. Both the DS2151 and the DS2153 are set up with both the receive and transmit elastic stores disabled.
  2. Shown is a "looped-timed" application.
  3. The RSYNC pin is programmed to be an output; the TSYNC pin is programmed to be an input.
  4. RCHBLK is programmed to be set high except in the last channel of each frame.
  5. Timing between the devices is shown below:

Next Steps
EE-Mail Subscribe to EE-Mail and receive automatic notice of new documents in your areas of interest.
Download Download, PDF Format
© , Maxim Integrated Products, Inc.
The content on this webpage is protected by copyright laws of the United States and of foreign countries. For requests to copy this content, contact us.
APP 312:
APPLICATION NOTE 312,AN312, AN 312, APP312, Appnote312, Appnote 312