Keywords: jitter, low-jitter, clock generator, phase-locked loop, PLL, VCO, SONET, OC-48, OC-192, 156MHz, 622MHz, SAW oscillator, phase detector
Related Parts

APPLICATION NOTE 1032

MAX3670: Loop-Filter Configuration for the MAX3670 Low-Jitter PLL Reference Clock Generator

Abstract: The MAX3670 low-jitter clock generator is a monolithic phase-locked loop (PLL) that uses an externalhigh-Q voltage-controlled oscillator (VCO) to create a very low jitter clock signal phase-locked to a systemclock input. It is ideal for SONET OC-48 or OC-192 applications requiring a very low jitter 156 MHZ or 622MHz clock signal. When used with a low-jitter voltage-controlled SAW oscillator (VCSO) or avoltage-controlled crystal oscillator (VCX), the total system jitter can be less than 1 ps_rms. This designnote provides analysis and examples that address optimal PLL configuration, including externalcomponent values, internal divider settings, and internal phase detector gain for low-jitter applications.

Next Steps
EE-Mail	Subscribe to EE-Mail and receive automatic notice of new documents in your areas of interest.
Download	Download, PDF Format

The content on this webpage is protected by copyright laws of the United States and of foreign countries. For requests to copy this content, contact us.

APP 1032:
APPLICATION NOTE 1032,AN1032, AN 1032, APP1032, Appnote1032, Appnote 1032