

RELIABILITY REPORT
FOR
LM4051xxxx
PLASTIC ENCAPSULATED DEVICES

April 29, 2006

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord
Quality Assurance
Manager, Reliability Operations

Conclusion

The LM4051 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

| | |
|-----------------------------------|--------------------------------------|
| I.Device Description | V.Quality Assurance Information |
| II.Manufacturing Information | VI.Reliability Evaluation |
| III.Packaging Information | IV.Die Information |
|Attachments | |

I. Device Description

A. General

The LM4051 is a precision two-terminal, shunt-mode, bandgap voltage reference available in fixed reverse breakdown voltages of 1.225V, 2.048V, 2.500V, 3.000V, 3.3V, 4.096V, and 5.000V. Ideal for space-critical applications, the LM4051 is offered in the subminiature 3-pin SC70 surface-mount packages (1.8mm x 1.8mm), 50% smaller than comparable devices in SOT23 surface-mount package (SOT23 versions are also available).

Laser-trimmed resistors ensure excellent initial accuracy. With a 50ppm/°C temperature coefficient, these devices are offered in three grades of initial accuracy ranging from 0.1% to 0.5%. The LM4051 has a 60µA to 15mA shunt-current capability with low dynamic impedance, ensuring stable reverse breakdown voltage accuracy over a wide range of operating temperatures and currents. The LM4051 do not require an external stabilizing capacitor while ensuring stability with any capacitive loads.

The LM4051 specifications are guaranteed over the temperature range of -40°C to +125°C.

B. Absolute Maximum Ratings

| <u>Item</u> | <u>Rating</u> |
|---|-----------------|
| Reverse Current (cathode to anode) | 20mA |
| Forward Current (anode to cathode) | 10mA |
| Operating Temperature Range | |
| LM4051_I_ _ _ _ | -40°C to +85°C |
| LM4051_E_ _ _ _ | -40°C to +125°C |
| Storage Temperature Range | -65°C to +150°C |
| Junction Temperature | +150°C |
| Lead Temperature (soldering, 10s) | +300°C |
| Continuous Power Dissipation (TA = +70°C) | |
| 3-Pin SC70 | 174mW |
| 3-Pin SOT23 | 320mW |
| Derates above +70°C | |
| 3-Pin SC70 | 2.17mW/°C |
| 3-Pin SOT23 | 4.01mW/°C |

II. Manufacturing Information

- A. Description/Function: 50ppm/°C Precision Micropower Shunt Voltage References with Multiple Reverse Breakdown Voltages
- B. Process: B12 (Standard 1.2 micron silicon gate CMOS)
- C. Number of Device Transistors: 60
- D. Fabrication Location: California, USA
- E. Assembly Location: Malaysia or Thailand
- F. Date of Initial Production: June, 1998

III. Packaging Information

- | | | |
|---|--------------------------|--------------------------|
| A. Package Type: | 3-Pin SC70 | 3-Pin SOT23 |
| B. Lead Frame: | Copper or Alloy 42 | Alloy 42 |
| C. Lead Finish: | Solder Plate | Solder Plate |
| D. Die Attach: | Non-Conductive Epoxy | Non-Conductive Epoxy |
| E. Bondwire: | Gold (1.0 mil dia.) | Gold (1.0 mil dia.) |
| F. Mold Material: | Epoxy with silica filler | Epoxy with silica filler |
| G. Assembly Diagram: | # 05- 0901-0188 | # 05- 0901-0187 |
| H. Flammability Rating: | Class UL94-V0 | Class UL94-V0 |
| I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C: | Level 1 | Level 1 |

IV. Die Information

- A. Dimensions: 30 x 31 mils
- B. Passivation: $\text{Si}_3\text{N}_4/\text{SiO}_2$ (Silicon nitride/ Silicon dioxide)
- C. Interconnect: Aluminum/Si (Si = 1%)
- D. Backside Metallization: None
- E. Minimum Metal Width: 1.2 microns (as drawn)
- F. Minimum Metal Spacing: 1.2 microns (as drawn)
- G. Bondpad Dimensions: 5 mil. Sq.
- H. Isolation Dielectric: SiO_2
- I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

- A. Quality Assurance Contacts: Jim Pedicord (Manager, Reliability Operations)
Bryan Preeshl (Executive Director of QA)
- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 155 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

Temperature Acceleration factor assuming an activation energy of 0.8eV

$$\lambda = 7.09 \times 10^{-9}$$

$$\lambda = 7.09 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5502) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1N**). Current monitor data for the B12/S12 Process results in a FIT Rate of 0.10 @ 25C and 1.78 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The RF25 die type has been found to have all pins able to withstand a transient pulse of $\pm 1000\text{V}$, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of $\pm 250\text{mA}$.

Table 1
Reliability Evaluation Test Results

LM4051xxxx

| TEST ITEM | TEST CONDITION | FAILURE IDENTIFICATION | PACKAGE | SAMPLE SIZE | NUMBER OF FAILURES |
|-----------------------------------|---|----------------------------------|---------|-------------|--------------------|
| Static Life Test (Note 1) | | | | | |
| | Ta = 135°C Biased Time = 192 hrs. | DC Parameters & functionality | | 155 | 0 |
| Moisture Testing (Note 2) | | | | | |
| Pressure Pot | Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs. | DC Parameters & functionality | SOT23 | 77 | 0 |
| | | | SC70 | 77 | 0 |
| 85/85 | Ta = 85°C RH = 85% Biased Time = 1000hrs. | DC Parameters & functionality | | 77 | 0 |
| Mechanical Stress (Note 2) | | | | | |
| Temperature Cycle | -65°C/150°C 1000 Cycles Method 1010 | DC Parameters & functionality | | 77 | 0 |

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data

Attachment #1

TABLE II. Pin combination to be tested. 1/ 2/

| | Terminal A (Each pin individually connected to terminal A with the other floating) | Terminal B (The common combination of all like-named pins connected to terminal B) |
|----|---|---|
| 1. | All pins except V_{PS1} <u>3/</u> | All V_{PS1} pins |
| 2. | All input and output pins | All other input-output pins |

1/ Table II is restated in narrative form in 3.4 below.


2/ No connects are not to be tested.


3/ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_S$, $-V_S$, V_{REF} , etc).

3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1} , or V_{SS2} or V_{SS3} or V_{CC1} , or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.






USE NON-CONDUCTIVE EPOXY

SCALE: 40x

CAVITY DOWN

 BONDABLE AREA

| | | | | | |
|-------------------------|----------------|------------|------|---|-----------|
| PKG. CODE: X3-2 | | SIGNATURES | DATE |  CONFIDENTIAL & PROPRIETARY | |
| CAV./PAD SIZE: 34x35 | PKG. DESIGN | | | BOND DIAGRAM #: 05-0901-0188 | REV: A |



USE NON-CONDUCTIVE EPOXY




BONDING AREA

| | | | | | |
|-------------------------|----------------|------------|------|---|-----------|
| PKG. CODE: U3-1 | | SIGNATURES | DATE |  CONFIDENTIAL & PROPRIETARY | |
| CAV./PAD SIZE: 45x32 | PKG. DESIGN | | | BOND DIAGRAM #: 05-0901-0187 | REV: A |

ONCE PER SOCKET

ONCE PER BOARD



DEVICES: MAX6006-9, LM4050/51, LM4040/41
PACKAGE: 3-SOT23
MAX. EXPECTED CURRENT = 1.75mA