DS21352

3.3V DS21352及5V DS21552 T1单芯片收发器


点击查看特定型号的库存状况。

说明

The DS21352/552 T1 single chip transceiver contains all of the necessary functions for connection to T1 lines whether they are DS1 long haul or DSX-1 short haul. The clock recovery circuitry automatically adjusts to T1 lines from 0 feet to over 6000 feet in length. The device can generate both DSX-1 line build outs as well as CSU line build-outs of -7.5dB, -15dB, and -22.5dB. The onboard jitter attenuator (selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The framer locates the frame and multiframe boundaries and monitors the data stream for alarms. It is also used for extracting and inserting robbed-bit signaling data and FDL data. The device contains a set of internal registers which the user can access and control the operation of the unit. Quick access via the parallel control port allows a single controller to handle many T1 lines. The device fully meets all of the latest T1 specifications including ANSI T1.403-1995, ANSI T1.231-1993, AT&T TR 62411 (12-90), AT&T TR54016, and ITU G.703, G.704, G.706, G.823, and I.431.
DS21352、DS21552:引脚分配 DS21352、DS21552:引脚分配 放大+

关键特性

  • Complete DS1/ISDN-PRI/J1 transceiver functionality
  • Long and Short haul LIU
  • Crystal-less jitter attenuator
  • Generates DSX-1 and CSU line build-outs
  • HDLC controller with 64-byte buffers Configurable for FDL or DS0 operation
  • Dual two-frame elastic store slip buffers that can connect to asynchronous backplanes up to 8.192MHz
  • 8.192MHz clock output locked to RCLK
  • Interleaving PCM Bus Operation
  • Per-channel loopback and idle code insertion
  • 8-bit parallel control port muxed or nonmuxed buses (Intel or Motorola)
  • Programmable output clocks for Fractional T1
  • Fully independent transmit and receive functionality
  • Generates/detects in-band loop codes from 1 to 8 bits in length including CSU loop codes
  • IEEE 1149.1 JTAG-Boundary Scan
  • Pin compatible with DS2152/54/354/554 SCTs
  • 100-pin LQFP package (14 mm x 14 mm) 3.3V (DS21352) or 5V (DS21552) supply; low power CMOS

技术资料

应用笔记 3760 Interleaved Bus Operation
应用笔记 3547 T3/E3/STS-1 LIU的回波损耗测量
应用笔记 3349 Maxim T1/E1/J1收发器的环回操作
应用笔记 3208 Elastic Store Operation
应用笔记 3121 选择T1/E1/J1单片收发器
应用笔记 2713 Switching Frame Mode In Live T1 Systems
应用笔记 461 Programming and Controlling the FDL on DS2141A, DS2151
应用笔记 405 Power-Fault Protection Layout
应用笔记 394 HDLC Configuration of Framers and Transceivers
应用笔记 391 NRZ Applications
应用笔记 388 Hitless Protection Switching with 1+1 Redundancy
应用笔记 382 J1 Japanese Standards
应用笔记 381 Interfacing the DS2155 to the MPC8260
应用笔记 379 Conversion Between T1 and E1
应用笔记 370 Using RCLK in a BITS/SSU Application
应用笔记 360 DS21352/DS21552 versus DS2152 Single Chip Transceiver
应用笔记 355 DS21Q4x, DS215x, and DS21x5y Test Registers
应用笔记 351 T1/E1 and T3/E3 Transformer Selection Guide
应用笔记 345 DS21352/552, DS2151, DS2152, DS2141A, DS21Q42 Programming SLC-96
应用笔记 342 T1/E1 Framer Initialization and Programming
应用笔记 337 DS2151 Implementation of ANSI T1.231-1993
应用笔记 336 Transparent Operation on T1, E1 Framers and Transceivers
应用笔记 325 DS2151, DS2152, DS2153, DS2154 Dallas Single Chip Transceiver Crystal Selection Guide
应用笔记 324 T1/E1 Network Interface Design
应用笔记 319 DS2152, DS2154, DS21x5Y, and DS2155 Interfacing to the MC68360 (QUICC32)
应用笔记 310 D4 Framing and Signaling
应用笔记 309 Interfacing to the Fractional T1 and E1
应用笔记 307 DS2152, DS2154, DS2151, DS2153, DS21X5Y and DS2155 Three Channel Drop and Insert

其它资源

开发板
产品可靠性报告: DS21352.pdf 
型号   生产流程   工艺   样本量   不合格   FIT @ 25°C   FIT @ 55°C   Material Composition  

备注: 通过技术手段对故障率进行汇总,并映射到相关的材料部件号。 故障率与被测件的数量密切相关。

质量管理体系 >
环境管理体系 >

 
Status:
Package:
Temperature:

相关资料


MAX41470
290MHz至960MHz ASK/FSK接收器,带SPI接口

  • 低材料清单(BOM)
  • 支持远距离、高灵敏度通信
  • 低功耗


类型 编号 标题
应用笔记 3760 Interleaved Bus Operation
应用笔记 3547 T3/E3/STS-1 LIU的回波损耗测量
应用笔记 3349 Maxim T1/E1/J1收发器的环回操作
应用笔记 3208 Elastic Store Operation
应用笔记 3121 选择T1/E1/J1单片收发器
应用笔记 2713 Switching Frame Mode In Live T1 Systems
应用笔记 461 Programming and Controlling the FDL on DS2141A, DS2151
应用笔记 405 Power-Fault Protection Layout
应用笔记 394 HDLC Configuration of Framers and Transceivers
应用笔记 391 NRZ Applications
应用笔记 388 Hitless Protection Switching with 1+1 Redundancy
应用笔记 382 J1 Japanese Standards
应用笔记 381 Interfacing the DS2155 to the MPC8260
应用笔记 379 Conversion Between T1 and E1
应用笔记 370 Using RCLK in a BITS/SSU Application
应用笔记 360 DS21352/DS21552 versus DS2152 Single Chip Transceiver
应用笔记 355 DS21Q4x, DS215x, and DS21x5y Test Registers
应用笔记 351 T1/E1 and T3/E3 Transformer Selection Guide
应用笔记 345 DS21352/552, DS2151, DS2152, DS2141A, DS21Q42 Programming SLC-96
应用笔记 342 T1/E1 Framer Initialization and Programming
应用笔记 337 DS2151 Implementation of ANSI T1.231-1993
应用笔记 336 Transparent Operation on T1, E1 Framers and Transceivers
应用笔记 325 DS2151, DS2152, DS2153, DS2154 Dallas Single Chip Transceiver Crystal Selection Guide
应用笔记 324 T1/E1 Network Interface Design
应用笔记 319 DS2152, DS2154, DS21x5Y, and DS2155 Interfacing to the MC68360 (QUICC32)
应用笔记 310 D4 Framing and Signaling
应用笔记 309 Interfacing to the Fractional T1 and E1
应用笔记 307 DS2152, DS2154, DS2151, DS2153, DS21X5Y and DS2155 Three Channel Drop and Insert