The DS1554 has interrupt (active-low IRQ/FT) and reset (active-low RST) outputs which can be used to control CPU activity. The active-low IRQ/FT interrupt output can be used to generate an external interrupt when the RTC Register values match user programmed alarm values. The interrupt is always available while the device is powered from the system supply and can be programmed to occur when in the battery-backed state to serve as a system wakeup. Either the active-low IRQ/FT or active-low RST outputs can also be used as a CPU watchdog timer, CPU activity is monitored and an interrupt or reset output will be activated if the correct activity is not detected within programmed limits. The DS1554 power-on reset can be used to detect a system power down or failure and hold the CPU in a safe reset state until normal power returns and stabilizes; the active-low RST output is used for this function.
The DS1554 also contains its own power-fail circuitry, which automatically deselects the device when the VCC supply enters an out of tolerance condition. This feature provides a high degree of data security during unpredictable system operation brought on by low VCC levels.
|Memory Type||Memory Size|
|Time of Day Alarms||Functions||Package/Pins||Budgetary|
|查看所有Timekeeping & Real-Time Clocks (76)|
| Pricing Notes: |
|设计指南||5791||Tips for Writing Bulletproof Real-Time Clock Control Code|
|设计指南||5413||State Machine Logic in Binary-Coded Decimal (BCD)-Formatted Real-Time Clocks|
|应用笔记||520||Using a Watchdog Timekeeping RAM with a Microcontroller|
|应用笔记||507||PowerCap Package Allows for Density Upgrades, Surface Mount Assembly|
|应用笔记||504||Design Considerations for Maxim Real-Time Clocks|