说明 The DS1020 is an 8-bit programmable delay line that reproduces an input logic state at the output after a user-programmed delay. Delays can be varied over 256 steps with resolutions of 0.15ns, 0.25ns, 0.50ns, 1.0ns, or 2.0ns (see table). Total delays range from an inherent 10ns minimum delay to a maximum 520ns. The DS1020 is programmed over the 3-wire serial port or the 8-pin parallel port. The DS1020 is TTL- and CMOS-compatible, and capable of driving up to ten 74LS-type loads. Both leading- and trailing-edge accuracy are specified.
The DS1020 is an effective, economical solution to the designer working with the complex timing requirements of mismatched ASICs or other components, or with the strict timing tolerances of increasing system clock rates. With the DS1020's programmable outputs, the user can precisely adjust timing to application needs and improve system performance. Innovative circuit designs and factory laser or EPROM trimming enhance accuracy without the need for external components, saving cost and space.