应用笔记 304

DS2151, DS2153 Interfacing to the AT&T T7270


摘要 : Application Note 304 provides a logical diagram of the interface of the Dallas Semiconductor/Maxim DS2151 T1 single chip transceiver (SCT) and DS2153 E1 SCT to the AT&T T7270.



Notes:

  1. CMS = 0 in the T7270.
  2. Gate #1 is used to condition the frame sync to meet the timing requirements of the T7270.
  3. In the master, no elastic stores are enabled; in the slave, both the receive and the transmit side elastic stores are enabled.
  4. A "loop-timed" application is shown.
  5. In the master, RCHBLK is programmed to go high during the last channel.
  6. Timing is shown below:



下一步
EE-Mail 订阅EE-Mail,接收关于您感兴趣的新文档的自动通知。
Download 下载,PDF格式
© , Maxim Integrated Products, Inc.
The content on this webpage is protected by copyright laws of the United States and of foreign countries. For requests to copy this content, contact us.
APP 304:
应用笔记 304,AN304, AN 304, APP304, Appnote304, Appnote 304