DS21Q50

Quad E1 Transceiver

E1 Quad Transceiver Contains All the Functions Necessary for Connecting to Four E1 Lines
 Overview   Design Resources   Ordering Info   Related Products   All   

Status Explanations for product status codes

This product is Not Recommended for New Designs. Some versions may be No Longer Available or being discontinued and subject to Last Time Buy, after which new orders can not be placed. See Ordering Information for details.

Description

The DS21Q50 E1 quad transceiver contains all the necessary functions for connecting to four E1 lines. The on-board clock/data recovery circuitry coverts the AMI/HDB3 E1 waveforms to an NRZ serial stream. The DS21Q50 automatically adjusts to E1 22AWG (0.6mm) twisted-pair cables from 0km to over 2km in length. The device can generate the necessary G.703 waveshapes for both 75Ω coax and 120Ω twisted-pair cables. The on-board jitter attenuators (selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The framers locate the frame and multiframe boundaries and monitor the data streams for alarms. The device contains a set of internal registers, from which the user can access and control the operation of the unit by the parallel control port or serial port. The device fully meets all the latest E1 specifications including ITU-T G.703, G.704, G.706, G.823, G.732, and I.431 ETS 300 011, ETS 300 233, and ETS 300 166 as well as CTR12 and CTR4.

Data Sheet

Download this datasheet in PDF formatDownload Rev 1 (PDF, 784kB)
Send this datasheet to any email addressEmail

My Maxim: Not Logged In
By logging in to My Maxim you can subscribe to alerts for this data sheet.

Login | Register
Errata DS21Q50 21Q50A1.pdf

Key Features

  • Four Complete E1 (CEPT) PCM-30/ISDN-PRI Transceivers
  • Long-Haul and Short-Haul Line Interfaces
  • 32-Bit or 128-Bit Crystal-Less Jitter Attenuator
  • Frames to FAS, CAS, CCS, and CRC4 Formats
  • 4MHz/8MHz/16MHz Clock Synthesizer
  • Flexible System Clock with Automatic Source Switching on Loss-of-Clock Source
  • Two-Frame Elastic-Store Slip Buffer on the Receive Side
  • Interleaving PCM Bus Operation Up to 16.384MHz
  • Configurable Parallel and Serial Port Operation
  • Detects and Generates Remote and AIS Alarms
  • Fully Independent Transmit and Receive Functionality
  • Four Separate Loopback Functions
  • PRBS Generation/Detection/Error Counting
  • 3.3V Low-Power CMOS
  • Large Counters for Bipolar and Code Violations, CRC4 Codeword Errors, FAS Word Errors, and E Bits
  • Eight Additional User-Configurable Output Pins
  • 100-Pin, 14mm x 14mm LQFP Package
 

Applications/Uses

  • Add/Drop Multiplexers
  • Automated Teller Machines
  • Central Office Equipment
  • Customer Premise Equipment
  • DSLAMs
  • IMA
  • Line Cards
  • PBXs
  • Routers/Switches
  • Routers/Switches
  • Timing Systems
  • WAN Interface
   

Diagram

DS21Q50: Block Diagram
Block Diagram

More Information

New Product Press Release   2001-07-10 ]

Didn't Find What You Need?

Information Index

Overview

 

Design Resources

 

Ordering Info

 

Related Products

 
Description
Key Features
Applications/Uses
Key Specifications
Diagram
Notes and Comments
  Data Sheet
Errata
Technical Documents
Evaluation Kits
Reliability Reports
Software/Models
  Price and Availability
Samples
Buy Online
Package Information
Lead-Free Information
  Similar Products by Function
Similar Products by Application
Evaluation Kits
Products with Similar Part Numbers
Products Used With This
 
Document Ref.: 051401 Rev 1; 2004-01-30
This page last modified: 2009-10-15