DS21352, DS21552

3.3V DS21352 and 5V DS21552 T1 Single Chip Transceivers

 Overview   Design Resources   Ordering Info   All   

Status Explanations for product status codes

This product is Not Recommended for New Designs. Some versions may be No Longer Available or being discontinued and subject to Last Time Buy, after which new orders can not be placed. See Ordering Information for details.


The DS21352/552 T1 single chip transceiver contains all of the necessary functions for connection to T1 lines whether they are DS1 long haul or DSX-1 short haul. The clock recovery circuitry automatically adjusts to T1 lines from 0 feet to over 6000 feet in length. The device can generate both DSX-1 line build outs as well as CSU line build-outs of -7.5dB, -15dB, and -22.5dB. The onboard jitter attenuator (selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The framer locates the frame and multiframe boundaries and monitors the data stream for alarms. It is also used for extracting and inserting robbed-bit signaling data and FDL data. The device contains a set of internal registers which the user can access and control the operation of the unit. Quick access via the parallel control port allows a single controller to handle many T1 lines. The device fully meets all of the latest T1 specifications including ANSI T1.403-1995, ANSI T1.231-1993, AT&T TR 62411 (12-90), AT&T TR54016, and ITU G.703, G.704, G.706, G.823, and I.431.

Data Sheet

Download this datasheet in PDF formatDownload Rev 1 (PDF, 1.1MB)
Send this datasheet to any email addressEmail

My Maxim: Not Logged In
By logging in to My Maxim you can subscribe to alerts for this data sheet.

Login | Register
Errata DS21552 21552A4.pdf
Errata DS21352 21352_Q352B2.pdf
Errata DS21352 21352_Q352A4.pdf
Errata DS21552 21552_Q552B1.pdf

Key Features

  • Complete DS1/ISDN-PRI/J1 transceiver functionality
  • Long and Short haul LIU
  • Crystal-less jitter attenuator
  • Generates DSX-1 and CSU line build-outs
  • HDLC controller with 64-byte buffers Configurable for FDL or DS0 operation
  • Dual two-frame elastic store slip buffers that can connect to asynchronous backplanes up to 8.192MHz
  • 8.192MHz clock output locked to RCLK
  • Interleaving PCM Bus Operation
  • Per-channel loopback and idle code insertion
  • 8-bit parallel control port muxed or nonmuxed buses (Intel or Motorola)
  • Programmable output clocks for Fractional T1
  • Fully independent transmit and receive functionality
  • Generates/detects in-band loop codes from 1 to 8 bits in length including CSU loop codes
  • IEEE 1149.1 JTAG-Boundary Scan
  • Pin compatible with DS2152/54/354/554 SCTs
  • 100-pin LQFP package (14 mm x 14 mm) 3.3V (DS21352) or 5V (DS21552) supply; low power CMOS


DS21352, DS21552: Pin Assignment
Pin Assignment

More Information

Development Kit

Didn't Find What You Need?

Information Index



Design Resources


Ordering Info


Related Products

Key Features
Key Specifications
Notes and Comments
  Data Sheet
Technical Documents
Evaluation Kits
Reliability Reports
  Price and Availability
Buy Online
Package Information
Lead-Free Information
  Similar Products by Function
Similar Products by Application
Evaluation Kits
Products with Similar Part Numbers
Products Used With This
Rev 1; 2000-12-07
This page last modified: 2009-10-28